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Abstract
In some instances additional power is required to support an electrical load on
board an aircraft. A ram air turbine (RAT) generator can be used to supply
the necessary power in conjunction with a storage unit such as a battery or
supercapacitors. The RAT is driven by the airﬂow surrounding the sub-sonic
aircraft and acts as the main power supply. The storage unit is charged when
the RAT is supplying excess power or when the load is disconnected.
This thesis presents the design and implementation of a prototype circuit
that demonstrates the interface between a generator and a battery of elec-
trochemical cells to an electrical load. To simulate the airﬂow through the
turbine an asynchronous machine is employed to turn the shaft of an asyn-
chronous generator. The prototype circuit is designed such that the battery is
connected to a dc bus through a bidirectional dc-dc converter and the asyn-
chronous machine interfaces with the dc bus through a bidirectional inverter.
The load is connected between the positive and negative dc bus rails.
The dc-dc converter circuit functions to regulate the dc bus voltage by
utilising a double control loop strategy with an inner and outer control loop.
The inverter functions as a synchronous rectiﬁer and the power delivered to the
dc bus from the generator is controlled as a function of the converter's battery
voltage. The simulated and measured test results of the complete system are
compared and presented.
ii
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Opsomming
In sommige gevalle benodig vliegtuie addisionele krag om 'n elektriese las van
krag te voorsien. 'n Klein lugaangedrewe turbine kan gebruik word om die
addisionele krag te voorsien in samewerking met 'n stooreenheid soos 'n battery
of superkapasitor. Die stooreenheid word herlaai wanneer die lugaangedrewe
turbine oortollige krag lewer aan die stelsel of wanneer die las ontkoppel word.
Hierdie tesis bespreek die ontwerp en implementering van 'n prototipe
stroombaan wat die werking tussen 'n generator en battery demonstreer. 'n
Asinkroon motor word gebruik om die lugvloei deur die turbine te simuleer en
die dryfas van die asinkroon generator aan te dryf. Die battery word gekoppel
aan 'n gs bus deur middel van 'n bidireksionele gs-gs omsetter en die generator
word gekoppel aan die gs bus deur middel van 'n bidireksionele ws-gs omsetter.
Die las word gekoppel tussen die positiewe en negatiewe gs bus lyne.
Die gs-gs omsetter funksioneer om die gs busspanning te reguleer deur
middel van 'n dubbelle beheerlus strategie wat bestaan uit 'n binneste en
buitenste beheerlus. Die ws-gs omsetter funksioneer as 'n sinkroon gelykrigter
waar die krag wat aan die gs bus gelewer word, beheer word as 'n funskie van
die gs-gs omsetter se battery spanning. Die gesimuleerde en gemete resultate
vir die volledige stelsel word vergelyk en voorgelê.
iii
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Chapter 1
Introduction
1.1 Background
In order to support an electrical load on board an aircraft, additional power is
required. For this application a ram air turbine (RAT) generator can be used
to supply the necessary power in conjunction with a storage unit such as a
battery or supercapacitors. The RAT is driven by the airﬂow surrounding the
sub-sonic aircraft and acts as the main power supply providing average power
to a load. Generally the storage unit is only used to supply power during
transient conditions [1]. If however the RAT is unable to supply the required
power due to a lack of airﬂow, the storage unit supplies the necessary power
until it is depleted. The storage unit is charged when the RAT is supplying
excess power.
A prototype circuit that demonstrates the interface between an air-powered
turbine generator and a battery of electrochemical cells to an electrical load
on board an aircraft is proposed. To simulate the airﬂow through the turbine
an asynchronous machine is employed to turn the shaft of an asynchronous
generator. A speed-varying inverter will be used to control the voltage and
frequency applied to the stator windings of the driving machine, thus simulat-
ing varying airﬂow conditions. A deep-cycle lead-acid battery will be used as
the storage unit. The layout of the proposed circuit is shown in Fig. 1.1.
Bidirectional
Switched-Mode
dc-dc
Converter
L
O
A
D
Bidirectional
3-Phase
Switched-Mode
Inverter
M
Figure 1.1: Block digram of a bidirectional battery and machine interface
circuit.
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The battery is connected to a dc bus through a non-isolated bidirectional dc-dc
converter and the asynchronous machine interfaces with the dc bus through a
non-isolated bidirectional inverter. The interface is required to transfer up to
2 kW of electrical power between the battery and asynchronous machine. The
load is connected between the positive and negative dc bus rails. The proposed
nominal dc bus voltage is 350 V rail-to-rail. A reasonably high bus voltage is
used to reduce the current within the dc bus, thus reducing self-heating while
improving the eﬃciency of the power distributed to the load.
The dc-dc converter is bidirectional to facilitate extended periods of re-
generative braking (during which energy is returned to the battery). The
converter is required to be current-controlled and voltage-regulated. As such
the direction of current to or from the batteries will be regulated as a function
of the dc bus voltage.
The inverter circuit will function as a synchronous rectiﬁer to facilitate the
ﬂow of current from the asynchronous machine to the dc bus whilst airborne.
1.2 Thesis Objectives
The thesis objectives can be divided into three parts. The ﬁrst objective is to
design, manufacture and test the bidirectional non-isolated current-controlled
voltage-regulated switched-mode dc-dc converter that is required to interface
a bank of batteries to a dc bus. The bidirectional transfer of up to 2 kW
electrical power between a nominally 350 V dc bus and a bank of batteries is
to be demonstrated. The eﬃciency of the converter is to be determined. A
closed-loop control circuit is required for the design of the converter and will
be analysed before manufacturing the prototype circuit to ensure the stability
of the design.
Secondly, the design, manufacture and testing of a bidirectional non-isolated
current-regulated switched-mode inverter is required to interface a commer-
cially available 3-phase asynchronous machine to a dc bus. A bidirectional
transfer of up to 2 kW electrical power between a 3-phase asynchronous ma-
chine and a nominally 350 V dc bus is to be demonstrated. The shaft of
the inverter-connected asynchronous machine will be coupled to an identical
3-phase asynchronous machine controlled by an oﬀ-the-shelf variable-speed
drive (VSD) to function as the air-driven turbine. Low-speed commercially
available 3-phase asynchronous machines (400 V AC, 3 kW, 3000 rpm) will
be employed. A closed-loop control circuit will be designed and analysed to
ensure the closed-loop stability of the design. Table 1.1 shows a summary of
the system parameters.
The last objective is to integrate and test the inverter, dc bus and dc-dc
converter interface. A bidirectional transfer of up to 2 kW of electrical power
between the inverter, converter and the load is to be demonstrated. The
battery current due to the 2 kW load at the output of the dc-dc converter
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Table 1.1: Bidirectional interface system parameters
Parameter Value
System power rating (bidirectional) 2 kW
DC bus voltage operating range 340 V - 360 V
Nominal dc bus voltage 350 V
Machine speed rating 3000 rpm
Machine power rating 3 kW
Machine voltage rating 400 V AC
should be shown to progressively decrease to zero as the mechanical power
applied to the shaft of the inverter-connected machine is progressively raised,
until such point as the power delivered by the inverter (less losses) equals
that consumed by the load. Similarly, the battery current should be shown to
further decrease (below zero) as the mechanical power applied to the shaft of
the inverter-connected machine is progressively raised beyond that consumed
by the load. Thus, the batteries should discharge while the batteries source
power to all or a fraction of the load's requirement, and should charge while
the asynchronous machine sources power in excess of that consumed by the
load.
1.3 Thesis Outline
The structure of the thesis is brieﬂy described below in terms of the content
provided in each of the chapters.
Chapter 2 provides background information on the relevant literature
used in this thesis. Previous work regarding the use of ram air turbines as
generators is discussed. Bidirectional converter and inverter topologies are
investigated along with pulse-width modulation schemes that can be used to
control these circuits. The operation and development of an equivalent circuit
for an asynchronous machine are also presented.
Chapter 3 describes the basic circuit operation of the bidirectional dc-dc
converter circuit. A detailed design of the control circuit used for the converter
is presented along with the frequency domain closed-loop stability analysis of
the system.
Chapter 4 presents the time domain analysis of the dc-dc converter. The
simulation results are compared to the measured results of the prototype cir-
cuit, which was manufactured from the speciﬁcations given in Chapter 3.
Chapter 5 derives the asynchronous machine parameters from the equiv-
alent machine model and the datasheet information. The machine model is
simulated and the results are compared to the given datasheet information in
order to conﬁrm the credibility of the model. The generator operation of the
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machine is also investigated.
Chapter 6 describes the basic circuit operation of the inverter functioning
as a synchronous rectiﬁer. A detailed design of the control loops used to
control the inverter switching action is presented. Frequency domain analysis
is used to conﬁrm the closed-loop stability of the system. The implementation
of additional safety features is discussed.
Chapter 7 details the integration of the inverter and dc-dc converter cir-
cuit. The time domain simulation of the inverter circuit is compared with the
measured results from the prototype circuit. The dc-dc converter's bidirec-
tional capability is investigated. The test results used to conﬁrm the successful
integration between the converter and inverter circuits are presented. Lastly,
the safety features' testing procedures and results are given.
Chapter 8 concludes the thesis by presenting the overall system simulation
and test results. Future work and recommendations are also considered.
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Chapter 2
Literature Review
This literature review gives background information on some of the key ele-
ments of the proposed project. The focus is on the use of ram air turbines as
generators, the development of converter and inverter circuits and the mod-
elling and operation of three-phase asynchronous machines.
2.1 Ram Air Turbines as Generators
Ram air turbine systems are most commonly used to supply emergency power
on-board aircraft when the main power supply fails but can also be used to
supply continuous power whilst airborne. The turbine usually drives an electric
generator connected to a dc bus and is supported by a battery or other storage
device to form a hybrid system [1]. Some of the key requirements of such
a system include high reliability, adequate load regulation and high overall
system eﬃciency.
2.1.1 Energy Management Strategies
Since the RAT speed will vary during ﬂight, controlled converters are gener-
ally required. These converters operate either to form a controlled interface
between the machine and the supply bus, or to regulate the machine excitation,
or both [2]. In [1] and [3] two energy management strategies are investigated
to interface a RAT and a storage device: the conventional strategy and a dual
strategy.
The conventional strategy makes use of a current-controlled dc-dc converter
to interface the dc bus and the storage unit. The RAT is used as a voltage
source and the excitation current of the generator is controlled to maintain a
constant dc bus voltage at the output of the rectiﬁer. The RAT is thus only
used to supply the required average power to the load while the storage unit
supplies peak and transient power.
5
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In the dual-control strategy, the RAT's generator excitation voltage is con-
trolled in order to regulate the current supplied to the dc bus, while the storage
device with its dc-dc converter is used to regulate the dc bus voltage. This al-
lows the use of maximum power point tracking (MPPT) but only if the power
demanded by the load and storage device exceeds the maximum power that can
be supplied by the RAT. MPPT techniques are explained in detail in [4, 5, 6].
The overall objective is to provide the optimal rotor speed with respect to the
ratio between the blade-tip speed and wind speed [7]. This will produce the
maximum amount of machine torque and power. The dual strategy optimises
energy transfer and is therefore the preferred control strategy.
MPPT is very popular in wind-power applications where the power deliv-
ered by wind-driven generators are fed back into a grid or other storage unit
with a large storage capacity. In the case of a ram air turbine, the RAT is only
used to supply the power required by the load and to charge the storage device
to its recommended capacity. Thereafter, no more power must be delivered
to the system since there is no place to dump the excess power. If MPPT is
used in RAT applications, the system must be designed such that it will exit
MPPT mode if the load power requirement is less than the RAT's maximum
power.
2.1.2 Existing Power Generation Topologies
Various approaches have been investigated to generate power from a ram air
turbine and is summarised in this subsection. In 2005 P.H. Mellor published
a paper [8] on generating power from a RAT using a brushless permanent-
magnet (PM) generator and an integrated ﬁxed-ratio gearbox. The machine
was controlled to produce optimal torque at low speeds, while at high speeds
the peak line voltage was limited to the desired dc bus voltage. A resolver to
measure the degrees of shaft rotation was used for feedback along with machine
current measurements. An insulated-gate bipolar transistor (IGBT) module
and a digital signal processor (DSP) based controller was used to control the
generator. This design showed an overall system eﬃciency of 84 %.
A diﬀerent approach was used by P. Bolognesi in [2] where the generator
for the RAT was a hybrid-excited dc machine consisting of both permanent
magnets and ﬁeld coils. The armature of the dc machine is directly connected
to the dc bus, while the excitations of the ﬁeld coils are controlled by means of
a chopper circuit to keep the dc bus voltage within the desired voltage range.
Extensive modelling showed the validity of such a system.
In [1] the use of a hybrid system comprising of supercapacitors and a syn-
chronous generator are proposed to generate power on board an aircraft. A
bidirectional current-controlled dc-dc converter is used to interface with the
dc bus and supercapacitors. To reduce current ripple and increase the ap-
parent switching frequency, an interleaved converter was used consisting of
two IGBT modules with triple buck-boost branches where the PWM signals
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for each branch are 120 degrees phase shifted. Proportional-integral controllers
are used to regulate the dc bus voltage. The stator currents of the synchronous
generator are rectiﬁed through a three-phase diode-bridge rectiﬁer to produce
power to the load. Both the conventional and dual energy-management strate-
gies were tested and shown to have nearly equivalent dynamic behaviour.
Similar work was done by X. Roboam in [3] with a bigger focus on the
diﬀerence between the two energy management strategies. The only diﬀerence
was shown to be that the dual strategy allows faster dc bus regulation and
maintains better system stability during transient operation.
A lithium-ion battery and RAT interface is presented in [9]. The turbine
is connected to a synchronous generator through a speed multiplier. A diode
rectiﬁer, connected to the dc bus, is used to rectify the three-phase stator
voltages. A bidirectional dc-dc converter is used for interfacing the dc bus and
Li-Ion battery. Again, both the conventional and dual strategies were tested.
The dc bus voltage ripple on the conventional strategy was shown to be less
than for the dual strategy, while the dual strategy showed slightly better dc
bus regulation.
2.2 DC-DC Converters
The proposed circuit for this thesis requires a switched-mode bidirectional
dc-dc converter to interface with the dc bus and battery storage device. The
intention is to control the converter current in order to regulate the dc bus
voltage. In switched-mode converters this is achieved by controlling the on
and oﬀ time of the switches. Diﬀerent switching schemes exist but the most
widely used scheme is pulse-width modulation [10] which employs switching
at a constant frequency.
2.2.1 Pulse-Width Modulation
Pulse-width modulation (PWM) varies the duty cycle of converter's switches
at a high frequency to obtain the desired average output voltage or current
[10]. An example of a circuit that uses PWM to control the switches is shown
in Fig. 2.1, where insulated-gate bipolar transistors (IGBTs) are used as the
switches. The signal to determine the state of a switch (on or oﬀ) is obtained
by comparing the control signal to a repetitive waveform with a constant fre-
quency, referred to as the carrier waveform as shown in Fig. 2.2. The carrier
waveform can either be a sawtooth or triangular waveform [10]. The diﬀer-
ence between the desired and actual output is passed through a compensation
ampliﬁer to generate the required control signal [11].
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Figure 2.1: Half-bridge converter circuit.
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Figure 2.2: PWM signal (green line) generated using a control signal (red line)
and sawtooth carrier waveform (blue line).
The duty cycle of a switch with constant control signal vcontrol is expressed by
D =
ton
Ts
=
vcontrol
Vˆc
, (2.1)
where Ts is the switching period which corresponds to the carrier waveform
frequency and Vˆc is the peak value of said carrier waveform.
PWM strategies can be divided between naturally sampled PWM and
regular sampled PWM. Naturally sampled PWM is the earliest and most
straightforward strategy which compares a low-frequency control signal to a
high-frequency carrier waveform and is used in analog controllers, as shown in
Fig. 2.2. Regular sampled PWM is used in digital control systems where the
control signal is sampled at a regular interval and the duty cycle is adjusted
in proportion to the value of the sample.
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2.2.2 Bidirectional Converter Topology
An in-depth study on the diﬀerent switched-mode dc-dc converter topologies
are given in [12]. For a bidirectional converter the most commonly used topol-
ogy consists of a half-bridge circuit that can either sink or source current from
or to the dc bus [13], [14]. A simple bidirectional half-bridge circuit is shown
in Fig. 2.3 with metal-oxide-semiconductor ﬁeld-eﬀect transistors (MOSFETs)
as switches. Alternatively, IGBTs can be used as switches and should include
freewheeling diodes across them.
Vbat
LiL vm
Q2
Q1
C
+
−
Vdc
Figure 2.3: Bidirectional dc-dc converter circuit.
From ﬁrst principles it is known that the average voltage across an induc-
tor under steady state conditions must equal zero [11]. Thus, the following
statement with respect to Fig. 2.3 can be made:
Vbat = vm, (2.2)
where vm is the average mid-point voltage which can be calculated as
vm =
(
t1(on)
Ts
Vdc +
t2(on)
Ts
0
)
, (2.3)
where t1(on) and t2(on) is the on-time of switches Q1 and Q2, respectively. From
(2.2) and (2.3) the relationship between the dc bus voltage and the battery
voltage is thus
Vdc =
Vbat
t1(on)
Ts
=
Vbat
D1
, (2.4)
where D1 is the duty cycle of Q1. The duty cycle of Q2 is
D2 =
t2on
Ts
= 1−D1 = 1− Vbat
Vdc
, (2.5)
such that Q1 and Q2 is never on simultaneously. For ideal switches the above
equation would suﬃce to prevent short-circuit conditions. However, in real
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life switches require a ﬁnite amount of time to change state. By introducing
dead-time, cross conduction can be avoided. The dead-time inserts a small
time delay before a switch is turned on in order to allow the other switch to
completely switch oﬀ ﬁrst [15].
2.3 DC-AC Inverters
For the proposed project a bidirectional three-phase switched-mode ac-dc in-
verter circuit is required to interface an asynchronous generator and dc bus.
Two topologies exist for inverter circuits, namely current source inverters
(CSIs) and voltage source inverters (VSIs). CSIs are only used in very high
power applications. For this literature review only VSIs will be considered
since they are by far the most commonly used inverter topology [11].
2.3.1 Three-Phase Inverters
The basic topological structure of an inverter circuit is a half-bridge. A three-
phase inverter requires three half-bridges where each half-bridge pole-point
connects to one of the output load terminals as shown in Fig. 2.4. The switches
can either be IGBTs with freewheeling diodes or MOSFETs with built-in diodes
to support bidirectional power ﬂow [15].
idc
C
+Vdc
−Vdc
S1
S2
vAo
S3
S4
vBo
iBo
S5
S6
vCo
iCo
iAo
3-Phase
Load
Figure 2.4: Three-phase voltage source inverter connected to a three-phase
load.
The principle of operation is similar to that of the circuit described in Section
2.2.2 where the top and bottom switch of each phase leg are switched com-
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plementary to each other. Considering the half-bridge circuit with switches
S1 and S2, when S1 is switched on the pole voltage vAo gets pulled high to
+Vdc and when S2 is on vAo gets pulled down to −Vdc. By controlling the
on-time of the switches the fundamental voltage across the load terminals can
be controlled. A PWM technique is thus generally also used in VSI circuits to
control the switches [16].
t
t
t
t
fA(t) fB(t) fC(t)
vAo
vBo
vAB
M
√
3
M
Figure 2.5: PWM voltages generated in three-phase inverter applications.
Three-phase PWM is described in Figure 2.5. It shows three control sinusoids
fA(t), fB(t) and fC(t) indicated in red, green and black respectively, where each
waveform is controlling one half-bridge. The three waveforms are phase shifted
by 120 degrees relative to each other to generate the required fundamental
three-phase voltage waveforms at the load terminals. A triangular waveform
is used as the carrier waveform and is indicated in blue. The two PWM
voltage waveforms vAo and vBo represent the two pole voltages from Fig. 2.4,
respectively. If the load is connected in delta conﬁguration, the voltage applied
across one of the three load windings will equal the diﬀerence between the two
inverter pole voltages vAo and vBo. The resulting PWM waveform is shown as
vAB in Fig 2.5. If vAB is put through a low pass ﬁlter the resulting waveform
is a sinusoid with a amplitude
√
3 times greater than that of the fundamental
pole voltage waveforms indicated in Fig 2.5.
The required dead-time to prevent a short-circuit between the dc bus rails
varies with the power rating of the inverter circuit. Typically the required
dead-time to ensure safe operating conditions is well below 1 µs [15].
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2.3.2 Inverter Control Schemes
VSIs can be classiﬁed as either current- or voltage-controlled. A CCVSI has
the advantage of inherent overcurrent protection.
Three main control schemes exist for inverters that drive ac machines
namely scalar control, vector control and direct torque control [17]. Scalar
control techniques have been widely used in industry and are easy to imple-
ment [16]. Volt/Hertz control is a scalar control technique where the ratio
between the stator voltage and frequency is kept constant to ensure a con-
stant air gap ﬂux close to rated ﬂux [18]. Volt/Hertz control is thus used in
voltage-controlled voltage-source inverters (VCVSIs). Scalar control gives in-
ferior performance compared to vector control schemes in terms of their speed
response. However, if the speed of the machine is not required to change
rapidly, scalar control provides more than adequate performance [18].
Vector control allows an ac machine to be controlled as if it were a sepa-
rately excited dc motor by transforming its phase currents into a synchronously
rotating reference frame [19]. The two resulting currents are dc currents, one
representing the torque producing component of the stator current while the
other corresponds to the ﬂux producing component of the stator current. By
controlling these two currents the machine ﬂux and torque can thus be con-
trolled. Vector control, also known as ﬁeld-oriented control, provides excellent
performance but with the drawback of high complexity. Vector control schemes
require a powerful microcontroller or DSP [16]. With vector control the inner
control loop is always current controlled allowing it to function as a CCVSI.
Diﬀerent forms of ﬁeld-oriented control (FOC) exist such as indirect FOC [20]
and direct FOC [21], [22].
Direct torque control (DTC) schemes control both the torque and stator
ﬂux of the machine whereby the required ﬂux and torque is compared to the
respective estimated values to generate two error voltages. The error voltages
are constrained to lie between an upper and lower limit respectively, thus
providing hysteresis-band control [23]. A detailed description of DTC is given
in [17]. Direct torque control schemes have shown similar performance to that
of vector control schemes [16]. The combination of DTC and vector control
schemes also exist and is presented in [24].
2.4 Asynchronous Machines
This project will make use of two asynchronous machines, one to function
as a generator, the other to drive the shaft of the generator. The operation
of asynchronous machines is investigated in order to model and develop the
control circuit for the inverter controlling the generator.
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2.4.1 Principle of Operation
Asynchronous machines, also known as induction machines, are the most com-
monly used type of ac machines in industry. The machine consists of a stator
and rotor winding that are magnetically coupled to transfer energy between
mechanical and electrical systems [19]. The rotor of an induction machine can
be classiﬁed as either a wound rotor or a squirrel-cage rotor. Wound rotor in-
duction machines are fairly uncommon, thus for this study only squirrel-cage
rotor induction machines are investigated. A squirrel-cage rotor is constructed
such that the windings on the rotor are conducting bars short-circuited at
each end by conducting rings. Both the stator and rotor cores are made from
laminated ferromagnetic material.
The fundamental principle of induction machines is that of a rotating
sinusoidally-distributed magnetic ﬁeld within the air gap of the machine. This
is achieved by applying balanced sinusoidal three-phase voltages to the stator
windings and in return a synchronously rotating magnetic ﬁeld is produced.
A summary of the analytical derivation [16] follows below.
−a
a
b
−b−c
c
Axis of
phase a
Axis of
phase c
Axis of
phase b
θe
Figure 2.6: Ideal three-phase, two pole induction machine.
Figure 2.6 shows an ideal three-phase, two-pole induction machine where the
phase windings for the stator are indicated by concentric circular coils. The
machine can either be connected in delta or wye conﬁguration. The three-phase
windings are 120 degrees displaced from each other (sinusoidally distributed)
and the air gap in the machine is considered uniform.
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When balanced sinusoidal three-phase voltages are applied to the windings the
instantaneous currents are
ia = Imaxcos(ωet), (2.6)
ib = Imaxcos(ωet− 120°), (2.7)
ic = Imaxcos(ωet+ 120°), (2.8)
where Imax is the maximum stator winding current, ωet is the frequency of the
applied excitation voltage and t denotes time. Each of the phase windings will
independently induce a sinusoidally distributed magnetomotive force (mmf)
wave since
F = Ni, (2.9)
where F is mmf and N is the number of turns in a phase winding. The
resulting mmf expressions are given by
Fa = Niacos(θ), (2.10)
Fb = Nibcos(θ − 120°), (2.11)
Fc = Niccos(θ + 120°), (2.12)
where θ is the spatial angle. The total mmf at angle θ is given as
F(θ) = Fa(θ) + Fb(θ) + Fc(θ)
= Niacos(θ) +Nibcos(θ − 120°) +Niccos(θ + 120°).
(2.13)
Substituting (2.6) through (2.8) in (2.13) results in
F(θ, t) = NImax [cos(ωet)cos(θ) + cos(ωet− 120°)cos(θ − 120°)
+ cos(ωet+ 120°)cos(θ + 120°)] . (2.14)
After simplifying (2.14) the expression becomes
F(θ, t) = 3
2
NImaxcos(ωet− θ). (2.15)
The air gap mmf wave from (2.15) is shown to be sinusoidally distributed,
rotating at synchronous speed ωs where
ωs =
2
poles
ωe. (2.16)
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For a two-pole machine the angular frequency of the applied electrical excita-
tion ωe is equal to the synchronous speed of the air gap mmf ωs. In revolutions
per minute the synchronous speed can be expressed by
ns =
(
120
poles
)
fe, (2.17)
since
fe =
ωe
2pi
, (2.18)
where fe is the applied electrical frequency. The time-varying mmf wave will
produce an electric ﬁeld in accordance with Faraday's law:∮
c
E · ds = − d
dt
∫
S
B · da. (2.19)
Equation (2.19) states that the induced electromotive force (emf) around a
closed contour is equal to the negative rate of change of the magnetic ﬂux φ
passing through an enclosed area [25] since
φ =
∫
S
B · da. (2.20)
The rotor winding forms the closed contour and links the core ﬂux N times,
thus (2.19) reduces to
e = −N dφ
dt
= −dλ
dt
, (2.21)
where λ is the ﬂux linkage of the winding. The emf e will cause an induced
current to ﬂow in the rotor winding. When the current-carrying winding is
exposed to a magnetic ﬁeld, torque is produced to rotate the rotor winding.
This is referred to as the starting torque. If the torque on the load attached
to the shaft of the motor is less than the starting torque, the rotor will start
to turn [16]. The rotor will turn in the same direction as that of the rotating
mmf wave in accordance with Lenz's law, which states that an induced emf
produces a current that will ﬂow in the direction to oppose the change which
produced it [25].
If the rotor were to rotate at synchronous speed, no induction would take
place and hence no torque would be produced. At any other speed, rotor
current is induced and asynchronous torque is developed, hence the name
asynchronous machine. The diﬀerence between the synchronous speed ns and
the rotor shaft speed nr is called the slip speed and is commonly referred to
as the slip of the motor. Slip s in per unit is
s =
ns − nr
ns
=
ωs − ωr
ωs
=
ωsl
ωs
, (2.22)
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where ωsl is the slip frequency. Slip is generally expressed as a percentage of
the synchronous speed. From (2.22) the rotor speed is
nr = (1− s)ns, (2.23)
or
ωr = (1− s)ωs. (2.24)
While the rotor is stationary, the slip is 1 per unit and the rotor now behaves
the same as a secondary winding on a transformer. The rotor frequency is
the same as the stator frequency until the rotor starts to turn. The relative
motion between the stator ﬂux and rotor is responsible for the induced emf in
the rotor windings and the frequency of the induced emf in the rotor is
fr = sfe, (2.25)
where fe is the electrical frequency of the applied currents in the stator. If the
per unit slip value is between 1 and 0 the asynchronous machine is operated
as a motor and hence electrical power is converted to mechanical power. From
(2.24) a per unit slip value smaller than 0 indicates the rotor shaft speed
is greater than the synchronous stator speed. To achieve this, torque has
to be applied to the shaft of the induction machine and thus the induction
machine now functions as a generator. The stator terminals are then used as
a voltage source to supply electrical power [26]. Applications include the use
of an induction generator driven by a wind turbine and connected to a power
system to provide renewable energy. This thesis will use an induction machine
operated at negative slip in order to supply power to a load.
2.4.2 Equivalent Circuit
A transformer functions by transferring power exclusively to windings through
induction. An induction machine can thus be seen as a transformer with
a rotating secondary winding [27]. Due to the similarity between induction
machines and transformers, the model of an induction machine is similar to
that of a transformer. A single-phase equivalent circuit of a squirrel-cage
induction motor is shown in Fig. 2.7.
The stator side is modelled as an inductor Lls in series with a resistor Rs
to represent the leakage impedance. The air gap model consists of two shunt
components, a core-loss resistance Rc and a magnetizing inductance Lm. In-
duction machines are usually operated at low slip and hence the frequency of
the induced rotor emf is also low. Due to this, the core loss of the rotor mag-
netic circuit is often ignored [27]. The rotor is modelled as leakage inductance
Llr in series with rotor resistance Rr. The rotor quantities are however referred
to the stator side assuming a turns ratio of 1:1. The impedance of the rotor
referred to the stator is
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−
Vs
+
Rs
Is
Lls Llr
Ir
Rr
SLmRc
Figure 2.7: Single-phase equivalent circuit of an induction motor.
Zr = Rr + jωslLlr. (2.26)
After substituting (2.22) in the above equation and simplifying, (2.26) becomes
Zr =
Rr
s
+ jωsLlr. (2.27)
The rotor reactance is now deﬁned in terms of the stator frequency and can
be analysed as part of the stator equivalent circuit as shown in Fig. 2.7.
From the equivalent circuit the necessary power equations can be deter-
mined. For a three-phase motor the input power is
Pin = 3VsIscos(θ), (2.28)
where θ is the phase diﬀerence between the applied stator voltage Vs and the
current Is ﬂowing through the stator winding. The stator winding copper loss
is
Pstator = 3Is
2Rs. (2.29)
The power transferred across the air gap is
Pgap =
3Ir
2Rr
s
. (2.30)
The rotor copper loss is
Protor = 3Ir
2Rr. (2.31)
The electromechanical power developed by the motor is thus
Pmech = Pgap − Protor = 3Ir2Rr
(
1− s
s
)
= (1− s)Pgap. (2.32)
The electromechanical torque produced can be calculated since mechanical
power is equal to angular velocity times torque [26]. With reference to (2.24)
the mechanical torque expression becomes
Tmech =
Pmech
ωr
=
Pgap
ωs
= 3Ir
2 Rr
sωs
. (2.33)
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The current ﬂowing in the rotor is thus responsible for creating the required
motor torque. The torque applied to the shaft of the motor will equal the
mechanical torque minus the friction, windage and other rotational losses.
This equivalent circuit and derived equations of an induction machine can be
used to model and predict the behaviour of induction machines.
2.4.3 Dynamic d-q Model
For a dynamic model of a three-phase machine, three equivalent circuits are
required, one for each phase. In order to simplify and reduce the total number
of diﬀerential equations, a variable transformation ﬁrst formulated by R.H.
Park in the 1920's can be applied to the equivalent circuit. The Park trans-
formation refers stator variables to a synchronously rotating reference frame
with respect to the rotor. The transformation has since been generalised such
that machine variables are referred to a frame of reference that is rotating
at an arbitrary angular velocity. The preferred transformation to analyse the
dynamic behaviour of a balanced three phase machine is where both the stator
and rotor variables are transformed to a synchronously rotating dq0 reference
frame that turns with the rotating magnetic ﬁeld. This transformation turns
the voltage and current ac quantities into dc quantities allowing better analysis
of the machine's transient responses [19].
The dq0 transformation transforms the three-phase abc system into two ro-
tating components, namely the direct (d) and quadrature (q) axis. The q-axis
is aligned with the a-axis and precedes the d-axis by 90°. A third component,
the zero-sequence component, is also included to complete the transformation
of the three phase variables. However, under balanced three phase conditions,
no zero-sequence components are present [26]. The formulation of the dq0
transform is explained in [28] and is given by
ξqd0 = K(φ)ξabc, (2.34)
where
K(φ) =
2
3
cosφ cos(φ− 2pi3 ) cos(φ+ 2pi3 )sinφ sin(φ− 2pi
3
) sin(φ+ 2pi
3
)
1
2
1
2
1
2
 . (2.35)
The inverse dq0 transform is used to transform the variables back to the abc
reference frame and is given by
ξabc = K
−1(φ)ξqd0, (2.36)
where
K−1(φ) =
 cosφ sinφ 1cos(φ− 2pi
3
) sin(φ− 2pi
3
) 1
cos(φ+ 2pi
3
) sin(φ+ 2pi
3
) 1
 . (2.37)
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The angle φ is equal to ωet for the synchronously rotating reference frame
where all variables are referred to the stator side.
The dynamic d-q model [29] of the equivalent circuit analysed in Section
2.4.2 is shown in Fig. 2.8. The core-loss resistance is omitted for this model.
Note, the rotor side is short-circuited as would be the case for a squirrel-cage
induction machine.
−
vqs
+
Rs
iqs ωeλds
+ − Lls Llr
iqr (ωe − ωr)λdr
− +
RrLm λqrλqs
(a)
−
vds
+
Rs
ids ωeλqs
− + Lls Llr
idr (ωe − ωr)λqr
+ −
RrLm λdrλds
(b)
Figure 2.8: Dynamic d-q model of a squirrel cage induction motor for the (a)
q-axis component and (b) d-axis component.
From Fig. 2.8 the following diﬀerential equations can be deduced:
vqs = Rsiqs +
d
dt
λqs + ωeλds, (2.38)
vds = Rsids +
d
dt
λds − ωeλqs, (2.39)
vqr = 0 = Rriqr +
d
dt
λqr + (ωe − ωr)λdr, (2.40)
vdr = 0 = Rridr +
d
dt
λdr − (ωe − ωr)λqr, (2.41)
where the ﬂux linkages can be written as:
λqs = Llsiqs + Lm(iqs + iqr), (2.42)
λds = Llsids + Lm(ids + idr), (2.43)
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λqr = Llriqr + Lm(iqs + iqr), (2.44)
λdr = Llridr + Lm(ids + idr). (2.45)
From [16] the derived torque expression for the developed motor torque in d-q
form becomes:
Te =
3
2
Lm(iqsidr − idsiqr). (2.46)
In variable frequency applications the rotor speed ωr is not a constant and can
be related to the torque by
Te = TL + J
dωr
dt
, (2.47)
where TL is the load torque and J is the rotor inertia.
Equations (2.38) to (2.47) provide the complete model of an induction
machine and will be used for modelling purposes.
2.5 Summary
This chapter gave the foundation of the research covered in this thesis. Pre-
vious work regarding the use of ram air turbines as generators was presented.
Bidirectional converter and inverter topologies were investigated, along with
pulse-width modulation schemes that are used to control both inverter and
converter circuits. The operation and development of the equivalent circuit
for an asynchronous machine were also presented.
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Chapter 3
DC-DC Converter Design and
Implementation
This chapter describes the design of a non-isolated bidirectional current-controlled
voltage-regulated switched-mode dc-dc converter. To facilitate the regulation
of the dc bus voltage, two control loops (an inner and an outer) are employed.
A detailed design of the control circuitry is given and the closed-loop stability
is investigated. The design of a two-stage soft-start circuit to limit the inrush
current from the battery to the dc bus during start-up is presented as well as
the design of the gate-drive circuitry.
3.1 Basic Circuit Operation
The dc bus voltage is required to be regulated in the range of 340 V to 360 V
(350 V nominal), regardless of the direction of current ﬂow through the bat-
tery. The dc bus is divided between a positive (+175 V) and negative (-175 V)
rail to achieve a nominal rail-to-rail voltage of 350 V. Each rail section has its
own bidirectional converter and is designed to function independently using
identical controllers. The chosen converter topology is two bidirectional half-
bridge circuits, one on top of the other, as shown in Fig. 3.1 with the midpoint
grounded.
Twenty 12 V, 40 Ah rated deep-cycle lead-acid batteries are divided be-
tween the two rail sections, each using ten batteries indicated by Vbat. Table 3.1
shows the characteristic values of a single BSB DB12-40 battery with a ﬂoating
life expectancy of 12 years. The internal battery resistance, equivalent series
resistance of the inductor and the resistance of the switches are all accounted
for by one representative resistor in the converter denoted Rin in Fig. 3.1.
For the duration of this thesis small letter variables refer to instantaneous
values while capital letter variables refer to average values.
If the average inductor current IL is positive, current is ﬂowing from the dc
bus into the batteries, thus charging the batteries. A negative average induc-
21
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Rin
Vbat
LiL vm
id2
Q2
iQ2
id1
Q1
iQ1
ic
C
+Vdc
idc
Rin
Vbat
LiL
vm
id3
Q3
iQ3
id4
Q4
iQ4
C
−Vdc
Figure 3.1: Bidirectional dc-dc converter circuit.
Table 3.1: BSB DB12-40 battery speciﬁcations.
Parameter Description Value
Vb Rated battery voltage 12 V
QAh Charge capacity 40 Ah
Vbf Maximum ﬂoat use charge voltage 13.8 V
Vbc Maximum cycle use charge voltage (10 A max) 14.8 V
Rb Internal resistance at full charge 9.5 mΩ
tor current indicates current ﬂowing from the batteries into a load connected
between the dc bus rails. To ensure the 2 kW bidirectional power ﬂow spec-
iﬁcation is met, the maximum and minimum average inductor current IL is
set to ±10 A corresponding to ±2.4 kW of power at the battery's side of the
converter. Also, the recommended maximum charging current of the batteries
is given in the datasheet as 10 A.
Discrete MOSFETs are used as the switches for Q1 through Q4 and the
switching frequency is set to 40 kHz.
With reference to Fig. 3.1, Fig. 3.2 shows the inductor voltage and current
for the top-half of the converter circuit when the batteries are being charged
at a maximum mean current of 10 A. When switch Q1 is on (and Q2 is oﬀ)
the voltage across the inductor is vL(max) = Vdc-Vbat = 55 V. Similarly, when
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Figure 3.2: Current and voltage waveforms describing the operation of the
converter when the batteries are being charged at maximum current.
switch Q2 is on (and Q1 is oﬀ) the inductor voltage is vL(min) = -Vbat = -120 V.
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Since
vL = L
diL
dt
, (3.1)
the inductor current changes linearly with time. However in order that the
inductor conduct a current that is on average (typically averaged over 5 to 10
switching cycles) constant, the time averaged voltage applied to the inductor
must be zero. That is to say VL = 0. Thus
t1(on)(Vdc − Vbat) + t2(on)(0− Vbat) = 0, (3.2)
where t1(on) is the on-time of switch Q1 and similarly t2(on) is the on-time of
switch Q2. During individual switching cycles, however, the inductor current
ramps up linearly through the MOSFET ofQ1 from its minimum value (iL(min))
to its maximum value (iL(max)) during the on-time of switchQ1. The on-time of
a switch with respect to the total switching period is more commonly referred
to as the duty cycle and for Q1 the duty cycle is
D1 =
t1(on)
Ts
=
Vbat
Vdc
=
120
175
= 0.6857, (3.3)
as derived in Section 2.2.2. Similarly the inductor current ramps down from
its maximum to its minimum value during the on-time of Q2. Thus the duty
cycle of Q2 is given by
D2 = 1−D1 = t2(on)
Ts
=
Vdc − Vbat
Vdc
=
55
175
= 0.3143. (3.4)
The voltage across the drain and source of switches Q1 and Q2 are shown in
Fig. 3.2. Due to the direction of current when the mean inductor current is
positive, current can only ﬂow through the MOSFET of Q1 and through the
diode of Q2. These current waveforms are also shown in Fig. 3.2 where iQ1
denotes the MOSFET current through Q1 and id2 denotes the diode current
through Q2 as indicated in Fig. 3.1.
The bottom-half of the converter will function in a similar manner where
the duty cycle of switch Q4 equals that of Q1 and the duty cycle for Q3 is the
same as Q2's. The inductor current and voltage waveforms also remain the
same.
If the mean inductor current of 10 A were to change to -10 A, the basic
circuit operation stays the same, however current will ﬂow in the opposite
direction, thus supplying current to the dc bus. Due to the change of current
direction, current will now ﬂow through the diode of Q1 and through the
MOSFET of Q2 as shown in Fig. 3.1 and Fig. 3.3. The voltage across the
inductor and switches will remain the same as before. The duty cycles of the
switches also remain the same.
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Figure 3.3: Current waveforms describing the operation of the converter when
the batteries are sourcing maximum current.
3.1.1 Inductor Design
Both inductors labelled L in Fig. 3.1 are wounded from Litz wire with a
3.8 mm2 total cross-sectional area (120 strands of 0.2 mm diameter enam-
elled copper wire) wound over an Arnold A-866142-2 powdered-iron toroidal
core. The current density in the wire at a maximum average inductor cur-
rent of 10 A is 2.65 A/mm2. The inductor is designed to have a peak-to-peak
current ripple of approximately 22.5 % of the absolute maximum value of the
mean battery current, thus 2.25 A.
Since the voltage applied across the inductor is constant while either Q1 or
Q2 is on, then, from (3.1) and (3.2):
vL∆t = L∆iL
= vL(max)t1(on)
= −vL(min)t2(on).
(3.5)
Rearranging and substituting (3.3) and (3.4) into the above equation yields
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∆iL =
vL(max)D1Ts
L
= −vL(min)D2Ts
L
=
37.7Ts
L
,
(3.6)
where vL(max) and vL(max) were already determined as 55 V and -120 V. With
a peak-to-peak inductor current ripple of 2.25 A and given that
Ts =
1
fs
=
1
40 kHz
= 25 µs, (3.7)
the value of the inductor L is thus calculated from (3.6) and (3.7) as 420 µH.
The inductance rating, also known as the AL value of a core, is used to de-
termine the amount of turns required to achieve a speciﬁc inductance for that
particular core. The AL value for the Arnold A-866142-2 core is given in the
datasheet as 142 nH/turn2. The required number of turns is thus:
N =
√
L
AL
= 54.32 ≈ 55. (3.8)
To ensure the inductor core will not saturate, additional calculation are needed.
From Ampere's Law [26] it is known that
Hc =
NIL
le
, (3.9)
where Hc is the average magnetic ﬁeld intensity in the core and le is the mean
ﬂux path (core) length. Converting (3.9) into Oersted by multiplying with the
conversion factor of 4pi
1000
, results in a magnetic ﬁeld intensity of
Hc =
4piNIL
1000 le
=
(0.4)pi(55)(10)
19.612
= 35.24 Oe. (3.10)
The following relationship applies provided the inductor core is not saturated:
Bc = µHc, (3.11)
where Bc is the magnetic core ﬂux density and µ the permeability given as
125 in the datasheet. The resulting ﬂux density in Kilogauss is thus 4.41 KG.
When comparing these values to the datasheet showing the B-H curve of the
A-866142-2 core in Oersted and Kilogauss, it can be seen that the core will only
saturate for a magnetic ﬁeld intensity greater than 100 Oe. The magnetic core
will thus not saturate for the designed conditions. The B-H curve is however
not completely within the linear approximation range of the permeability at
this point.
The graph indicates a true ﬂux density of approximately 3.4 KG resulting
in a permeability closer to 90 when a mean current of 10 A ﬂows through the
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55 core windings which will inﬂuence the amount of inductor current ripple.
Inductance can also be calculated as [26]
L =
N2µAc
lc
, (3.12)
where Ac is the cross-sectional area of the core. From the above equation it
can be seen that a decrease in permeability (with all other variables remaining
constant) will cause a decrease in inductance. A lower inductance with the
same amount of voltage applied across it for the same duration of time will
ultimately result in a larger current ripple as deduced from (3.6). The current
ripple at a mean inductor current of zero or close to zero will thus have a
peak-to-peak value equal to 2.25 A as designed for, however at a mean inductor
current of 10 A the inductor ripple will rise to a value closer to 3 A.
3.1.2 Bus Capacitor Design
The assumption is made that the mean current IQ1 ﬂowing through switch Q1
equals the mean dc bus current Idc, which is either sourced by another circuit
or sunk by a resistive load connected between the dc bus rails. Thus,
Idc = IQ1 = ILD1, (3.13)
where IL is the average inductor current and D1 is deﬁned in (3.3). The mean
dc bus voltage is assumed constant at 175 V, hence only the ripple component
of iQ1 ﬂows through capacitor C. At a maximum average inductor current
of 10 A, the corresponding currents iQ1 and ic are shown in Fig. 3.4. The
capacitor current ic is negative simply due to the positive reference direction
chosen for the current as indicated in Fig 3.1.
By deﬁnition current is equal to the rate at which charge ﬂows, hence:
ic =
dq
dt
, (3.14)
where q denotes electric charge. In integral form the above equation becomes
q =
∫
icdt. (3.15)
From Fig. 3.2 and Fig. 3.3 it can be seen that the maximum magnitude of the
capacitor current ic will remain the same whether the mean inductor current
is positive or negative. From (3.15) the net charge ∆q, while either switch Q1
or Q2 is on, is calculated as the time integral of the capacitor current ic during
that time period. With reference to Fig. 3.4 and while Q1 is oﬀ and Q2 is on,
the net charge is calculated as an area where
∆q = IQ1D2Ts = (ILD1)D2Ts = 53.88 µC. (3.16)
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Figure 3.4: Waveforms indicating the capacitor current and voltage when the
batteries are being charged at the maximum current.
From ﬁrst principles it is known that charge is also equal to capacitance times
voltage, hence:
q = Cvc, (3.17)
where vc is the voltage across the capacitor. The ripple component on the dc
bus voltage is chosen as 30 mV (approximately 0.02 % of the mean dc bus
voltage). The value of the capacitor required at the dc bus is thus calculated
as 1796 µF from (3.16) and (3.17).
Two parallel connected 1000 µF, 200 V Panasonic electrolytic capacitors
were chosen for each of the dc bus capacitors C shown in Fig. 3.1. The resulting
voltage ripple on the dc bus as shown in Fig. 3.4 is thus 27 mV. The rms
value of the capacitor current ic shown in Fig. 3.4 was calculated in MATLAB
as 4.54 A. Since two parallel connected capacitors are used, the rms current
through each of them is 2.27 A. The datasheet gives the maximum operating
rms ripple current as 4.85 A for one capacitor. The rms ripple current is thus
well within the allowed operating range.
The ﬁnal component values used in the bidirectional dc-dc converter circuit
is given in Table 3.2.
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Table 3.2: Converter circuit parameters.
Parameter Value
Vdc 175 V
Vbat 120 V
Rin 1 Ω
L 419 µH
C 2000 µF
3.1.3 MOSFET Power Loss and Heat Sink Design
The switches used for Q1 through Q4 are International Rectiﬁer's IRFP264
MOSFETs. Table 3.3 shows the characteristic values of the chosen MOSFETs.
Table 3.3: IRFP264 MOSFET parameter values.
Parameter Description Value
VDSS Drain-to-source breakdown voltage 250 V
RDS(on) Static drain-to-source on-resistance (VGS = 10 V) 75 mΩ
ID Maximum continuous drain current (Tc = 25°) 38 A
Qg Maximum total gate charge 210 nC
tc(on) Turn-on (rise) time 99 ns
tc(off) Turn-oﬀ (fall) time 92 ns
The calculation of MOSFET power losses for half-bridge topologies are de-
scribed in detail in [30] and [31] where the diodes are assumed ideal. For the
bidirectional dc-dc converter circuit two cases have to be investigated, one for
positive inductor current and one for negative inductor current.
CASE 1: Positive Inductor Current
Current can only ﬂow from the dc bus into the batteries when switch Q1 is
closed since the diode in Q1 is reversed biased. Switching as well as conduction
losses are thus present. Due to the direction of the inductor current, current
will however ﬂow through the freewheeling diode of Q2 causing diode losses.
When a MOSFET transitions from on to oﬀ and similarly from oﬀ to on,
there is a small time period (tc(on) and tc(off)) during which the switch has
a voltage across it as well as a current ﬂowing through it. This results in
switching losses. In Fig. 3.2 the current through Q1 is shown. The absolute
maximum and minimum inductor current is 11.125 A (iL(max)) and 8.875 A
(iL(min)) respectively, which corresponds to an average maximum current of
10 A with 2.25 A of ripple. The average switching losses for Q1 are thus
calculated as [31]
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Pc(on) =
1
2
VdciL(min)tc(on)fs, (3.18)
and
Pc(off) =
1
2
VdciL(max)tc(off)fs. (3.19)
The total switching losses for Q1 are thus
Pswitch =
1
2
Vdcfs
(
iL(min)tc(on) + iL(max)tc(off)
)
= 6.66 W.
(3.20)
The conduction losses occur due to the on-resistance of the switches and are
given by [31]
Pcond = RDS(on)I
2
Q(rms). (3.21)
When switch Q1 is turned on the voltage across the inductor changes almost
instantaneously from −Vbat to Vdc−Vbat while the current through the inductor
rises gradually from iL(min) to iL(max) at a rate of
diL
dt
= m =
Vdc − Vbat
L
=
VL(max)
L
, (3.22)
The rms value of the current through Q1 is calculated as [31]
I2Q1(rms) =
1
Ts
∫ Ts
0
i2Q1dt
=
1
Ts
∫ D1Ts
0
(
iL(min) +mt
)2
dt
=
1
Ts
[
1
3m
(
iL(min) +mt
)3]D1Ts
0
=
1
3mTs
[(
iL(min) +mD1Ts
)3 − i3L(min)]
= 68.9 A2,
(3.23)
where D1 was calculated in (3.3). The total losses for Q1 are thus
PQ1 = Pswitch + Pcond = Pswitch +RDS(on)I
2
Q1(rms)
= 6.66 W+ 5.16 W = 11.82 W.
(3.24)
The power loss due to the forward voltage of the MOSFET's freewheeling
diode is
PD = VSDId, (3.25)
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where Id is the mean current ﬂowing through the diode over one switching
period. The graph in the IRFP264 MOSFET datasheet shows a forward diode
voltage (VSD) of approximately 0.8 V at 10 A of current. The mean diode
current of Q2 is calculated as
Id2 = ILD2 = (10)(0.3143) = 3.143 A. (3.26)
Thus, the diode conduction power loss in Q2 is
PD2 = VSDId2 = (0.8)(3.143) = 2.51 W. (3.27)
The total power losses for the top-half of the converter circuit whilst charging
the batteries are
PT = PQ1 + PD2 = 14.33 W. (3.28)
The total power losses of the bottom-half circuit are however also equal to PT
since the losses in Q4 are equal to that of Q1 and similarly the losses of Q3 are
equal to that of Q2 due to the identical circuit operation described earlier. The
top- and bottom-half of the converter circuit will be manufactured on separate
printed circuit boards, each with their own heat sink. The power losses for the
two sections are thus not added together.
CASE 2: Negative Inductor Current
For the case where current will ﬂow in order to charge the dc bus, the switches
will operate diﬀerently. Current will now ﬂow through the diode of Q1 (causing
diode conduction losses) and through the MOSFET of Q2 (causing switching
as well as conduction losses).
First consider the losses in Q2. The switching losses in Q2 are identical
to the switching losses calculated for Q1 in (3.20) in the previous case (see
current waveforms in Fig. 3.3). The total switching losses for Q2 are thus also
6.66 W.
The MOSFET conduction losses will diﬀer from the previous case since the
duty cycle of Q2 is diﬀerent to that of Q1. Equation 3.22 describing the rate
of change of the inductor current through Q2 is written as
diL
dt
= m =
−Vbat
L
=
VL(min)
L
. (3.29)
The rms current through Q2 is thus
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I2Q2(rms) =
1
Ts
∫ Ts
0
i2Q2dt
=
1
Ts
∫ D2Ts
0
(
iL(min) +mt
)2
dt
=
1
3mTs
[(
iL(min) +mD2Ts
)3 − i3L(min)]
= 31.56 A2,
(3.30)
where iL(min) is -8.875 A and D2 is 0.3143. From (3.21) and (3.30) the con-
duction loss for Q2 is calculated as 2.37 W resulting in a total power loss of
9.03 W for Q2.
From (3.26) the mean current Id2 through the diode of Q1 is 6.857 A at
an absolute mean inductor current of 10 A and duty cycle D1. Substituting
the value for Id2 into (3.25), the diode conduction loss for Q1 is calculated as
5.49 W. The total power losses for the top-half of the converter circuit whilst
charging the dc bus are
PT = PD1 + PQ2 = 14.52 W. (3.31)
The total power losses for the bottom-half of the converter circuit will be the
same as for the top-half.
From the two cases the most power is dissipated when current is ﬂowing
from the batteries into the dc bus. The power losses from the operation of the
switches are converted into heat and thus an adequate heat sink is required.
The heat sink is designed for the worst case scenario, thus the maximum total
power of the two cases are used in the heat sink design which is 14.52 W. The
rise in junction temperature due to the power dissipated in the MOSFETs and
diodes are given by [11]
∆Tj = PT (Rθjc +Rθcs +Rθsa) , (3.32)
where Rθjc, Rθcs and Rθsa are the junction-to-case, case-to-sink and sink-to-
ambient thermal resistances of the MOSFETs. The assumed maximum rise in
junction temperature is 50°C. From the datasheet Rθjc and Rθcs are given as
0.45°C/W and 0.24°C/W respectively. The sink-to-ambient thermal resistance
is calculated as 2.75°C/W from (3.32). The size of the aluminium heat sink
available is 190 mm × 150 mm with a base thickness of 5 mm which gives
a sink-to-ambient thermal resistance of 0.37°C/W [32], which is more than
adequate.
3.1.4 Soft-start Circuit
A two-stage soft-start circuit comprising pre- and post-charge mechanisms [33]
are used to increase the dc bus voltage gradually to the desired 350 V rail-to-rail
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voltage.
First consider the top-half of the converter circuit of Fig. 3.1 used to gener-
ate the +175 V bus voltage. Initially the dc bus voltage is at ground potential.
Without any soft-start mechanism in place, as soon as the circuit is switched
on, in-rush currents will charge the dc bus to the equivalent battery voltage
through the MOSFET's freewheeling diodes. The pre-charge circuit shown
in Fig. 3.5 is used to limit the battery in-rush current to 5 A by means of
four parallel-connected 100 Ω resistors which are placed in series with the
converter's battery. At such time as the bus capacitor C is charged to the
equivalent battery potential (≈120 V), the resistors are short-circuited by a
relay to eﬀectively remove the resistors from circuit. Table 3.4 show the values
of the components used in the pre-charge circuit.
LM311R1
VC
D1
VE
D2
C1
R2
+Vdc
R3
VC
Rp
LiL
Half-
Bridge
Converter
+Vdc
Vbat
Rg
Q2
VE
Figure 3.5: Pre-charge soft-start circuit implementation.
Table 3.4: Pre-charge soft-start circuit component values.
Component Description Value
VC - 12 V
VE - 0 V
Rp - 25 Ω
Qb 2N2219A NPN BJT Ic = 0.8 A
Rg - 10 kΩ
D1 Zener diode 5.6 V
D2 1N4148 switching diode VF = 0.72 V
C1 - 10 µF
R1 - 1 kΩ
R2 - 220 kΩ
R3 - 12 kΩ
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The relay action is controlled by an LM311 comparator. A 5.6 V Zener diode
is used as the reference voltage at the non-inverting input of the comparator,
as shown in Fig. 3.5. A resistor divider circuit (R2 and R3) is used to scale
down the dc bus voltage to the inverting input of the comparator. Once
the scaled dc bus voltage exceeds the reference voltage, the inverting output
of the comparator will change to a high state. This allows current to ﬂow
through the LM311's output transistor, thus closing the relay switch to create
a short-circuit across the four parallel connected power resistors represented by
Rp. Capacitor C1 was added to introduce a small time delay in order to avoid
any false state changes at the comparator's output during start-up. With the
given resistor values the relay will trip at a measured dc bus voltage of
Vdct =
(
R2 +R3
R3
)
Vref = 108.3 V, (3.33)
which is low enough to avoid the relay from tripping while the converter is
supplying power to a load, since the load can cause the battery voltage to
drop slightly.
As seen in Fig. 3.5 the pre-charge circuit is connected in series between the
converter's batteries and inductor. The rest of the converter circuit remains
unchanged and is shown in Fig. 3.5 as a block diagram. The pre-charge cir-
cuit receives power from one of the ten 12 V batteries. To accommodate the
required current to turn the relay switch on and oﬀ properly, an additional
NPN BJT was added. Together with the LM311's output BJT they form a
Darlington pair [34] where Rg is used to drain the capacitance.
A similar pre-charge circuit is used for the bottom-half of the converter
circuit to gradually charge the dc bus to -120 V. The only diﬀerence is the
scaled negative dc bus voltage feeds into the non-inverting input of the com-
parator and a negative 5.6 V reference voltage is used at the inverting input.
The complete circuit schematic is shown in Appendix A.1.1.
The next stage of the soft-start circuit is used to charge the dc bus from the
equivalent battery potential to the respective +175 V and -175 V rails. The
post-charge mechanism is designed to limit current spikes once the switches
start switching. To achieve this, the on-times of the switches have to gradually
increase thus allowing the post-charge mechanism to control the duty-cycle of
the switches by adjusting the dead-time.
At the instant Q1 is switched oﬀ, there is a small but ﬁnite time delay
before switch Q2 is switched on, namely the dead-time. During this time
period both switches remain oﬀ. The practical implementation of dead-time
for switches Q1 and Q2 are demonstrated in Fig. 3.6. The modulator reference
signal ve (which is generated by the control circuit) is indicated in black and
the triangular carrier waveform vc is indicated in green in Fig. 3.6. If no
dead-time were implemented, both switches will have a duty cycle of 50 %. An
oﬀset voltage Voffs is subtracted from ve to generate the modulator reference
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Figure 3.6: Dead-time implementation.
voltage ve1 for switch Q1 and similarly Voffs is added to ve to generate the
modulator reference voltage ve2 for Q2.
The on-time of the switches are determined as follows: if ve1 is greater than
vc, Q1 is on and if ve2 is less than vc, Q2 is on. The resulting PWM signals
for Q1 and Q2 are shown in the bottom graph of Fig. 3.6. The implemented
dead-time is seen to have reduced the duty cycles of both switches. The
dead-time is adjusted by changing the magnitude of the oﬀset voltage Voffs.
The post-charge circuit functions by initially setting Voffs to a value larger
than the magnitude of the carrier waveform, thus both switches will have a duty
cycle of zero. After the dc bus has reached the equivalent battery potential,
the oﬀset voltage is progressively ramped down over a period of approximately
10 s to a minimum value, thus limiting the on-time and duty cycles of both
switches, but allowing them to start switching.
The ramping down of the oﬀset voltage is controlled by a capacitor and
resistor circuit as shown in Fig. 3.7 with the component values given in Ta-
ble 3.5.
Table 3.5: Post-charge soft-start circuit component values.
Component Value
VRef 5 V
C2 470 µF
D3 VF = 0.72 V
R4 170 kΩ
R5 1.8 kΩ
R6 5.6 kΩ
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Figure 3.7: Post-charge soft-start circuit implementation.
As the voltage across C2 increases when charged through R5 and R6, Voffs
decreases until the minimum value of 0.44 V is reached. The minimum value
corresponds to a dead-time of 1 µs and was chosen as such to eliminate any
MOSFET shoot-through currents. Resistor R4 is adjustable to increase or
decrease the dead-time.
3.1.5 Isolated Gate-Drive Circuitry
An isolated gate-drive circuit is employed to communicate the switching signals
generated by the converter's control circuit to the gate of each MOSFET.
Galvanic isolation between the switches and the control circuit is essential
to prevent damage to the control circuit due to the large voltage excursions
encountered by the MOSFETs.
Each isolated gate-drive circuit comprises an optocoupler [11], a simple
push-pull oscillator circuit (oscillating at approximately 300 kHz), a small
toroidal transformer (with split primary and secondary windings), and two
fast rectiﬁer diodes. The oscillator supplies power to the optocoupler via the
transformer and fast rectiﬁer diodes as shown in Fig. 3.8, with the correspond-
ing component values given in Table 3.6, while the optocoupler communicates
the switching signals to the gate of a MOSFET.
S1 S2
R1 R1
C1 C1R2
VE
VC
T1
1:1
D1
D1
C2
VSC
VSE
Figure 3.8: Power section of the isolated gate-drive circuit.
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Table 3.6: Component values used in oscillator gate-drive circuit.
Component Description Value
VC Battery supply voltage 12 V
VE Battery supply voltage 0 V
S1 PNP BC556 BJT Ic = 100 mA
R1 - 220 Ω
C1 - 100 pF
R2 - 1 MΩ
D1 BAT85 Schottky diode IF = 200 mA
C2 - 100 µF
VSC Isolated supply voltage 12 V
VSE Isolated supply voltage 0 V
An EPOS B64290 toroid was wounded with 10 turns of thin enamel copper wire
on both sides to construct the transformer T1 with a turns ratio of one-to-one.
The TLP250 was used for the optocoupler as it is equipped with under-voltage
lockout protection. The characteristics of the TLP250 is given in Table 3.7.
Table 3.7: TLP250 characteristic values.
Parameter Description Value
VCC Supply voltage 10-35 V
IO Output current ±1.5 A
Viso Isolation voltage 2500 V
tp Propagation delay time 150 ns
CM Common mode transient immunity 5000 V/ µs
Oscillator
Power
Circuit
VSC
VSE
PWM
Signal
Rp
Anode
Cathode
TLP250
Vout
RG
RPD
D
Figure 3.9: Block diagram of the MOSFET gate-drive circuit.
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Four gate-drive circuits as shown in the block diagram of Fig. 3.9 are required,
one for each MOSFET. The value of the resistor Rp was chosen as 220 Ω to
limit the input current to the TLP250 to approximately 15 mA. A pull-down
resistor RPD of 4.7 kΩ is used to drain the gate capacitance once the MOSFET
switches oﬀ. The gate resistor was chosen as 27 Ω. The maximum output
voltage of the optocoupler with the described power circuit is 12 V, hence the
maximum current the optocoupler is ever required to source is
IO =
Vout
Rg
=
12
27
= 0.44 A. (3.34)
The datasheet of the TLP250 optocoupler speciﬁes a maximum output current
of 1.5 A. The optocoupler will thus be able to source the above mentioned
current to the gate of the MOSFET.
The maximum voltage across any of the MOSFETs is the dc bus voltage
of 175 V. With the turn-oﬀ time given as 92 ns in the MOSFET datasheet
and the turn-on time as 99 ns, the minimum transient immunity required by
the optocoupler is 1902 V/µs. The 5000 V/µs rated transient immunity of the
optocoupler is thus suﬃcient.
A detailed schematic showing the isolated gate drivers, pre-charge soft-start
circuit and complete converter circuit for both positive and negative dc bus
generation can be found in Appendix A.1.1.
3.2 PWM Controller Design
A block diagram of the two identical controllers (one for each half-bridge con-
verter) is shown in Fig. 3.10. Two control loops are used; an inner current
control loop which is enclosed by an outer voltage control loop. The controller
is structured such that the inner control loop measures and compares the mean
inductor current IL to a set-point voltage vseti generated by the outer control
loop. The set-point voltage corresponds to a current reference where 1 V rep-
resents 2 A of current. The output of the voltage controller vrefi is limited to
vseti as shown in Fig. 3.10 to eﬀectively limit the average inductor current. The
outer control loop measures and compares the dc bus voltage vdc to a ﬁxed
set-point Vdc
∗ corresponding to a bus voltage of positive or negative 175 V
respectively.
The current control loop is responsible for generating the PWM signals that
feed the gates of the MOSFETs on the converter circuit. The output of the
current controller produces an modulator reference signal ve that is used for
comparison with the carrier waveform to generate the required PWM signals.
The reference signal is limited as seen in Fig. 3.10 to ensure the amplitude of
the reference signal never exceeds the amplitude of the carrier waveform. It
thus limits the duty cycle of the switches to a value below 100 %. The PWM
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Figure 3.10: Block diagram of converter's control circuit.
generation circuit is denoted in Fig. 3.10 as the modulator circuit and will be
described in more detail in the subsections that follow.
Frequency domain analysis is employed to design the voltage and current
controllers. However, a time domain analysis of the circuit is also required
to linearise the system and to provide the necessary diﬀerential equations to
implement a time domain simulation of the converter and controller in the
next chapter.
3.2.1 Carrier Waveform Generation
A 40 kHz triangular waveform is chosen as the carrier waveform to generate
the required PWM signals. A 4 MHz crystal-controlled square-wave oscillator
is scaled down to 40 kHz using two Hex D-type ﬂip-ﬂops, ﬁve ﬂip-ﬂops from
each in order to divide by 100. The resulting square-wave is integrated to
generate a triangular waveform. The dc component is removed (to prevent the
integration of a constant) by capacitively coupling the output of the integrator
circuit to the gain-stage op-amp (an LF353), which is also used to buﬀer the
output waveform. The circuit outline is shown in Fig. 3.11 and the component
values are given in Table 3.8. The triangular waveform at the output has a
peak-to-peak value of 11 V.
The integrator is in actual fact a low-pass ﬁlter with a low corner frequency
of
fc =
1
2piR3C2
= 159.2 Hz, (3.35)
to limit the dc gain while still functioning as an integrator at 40 kHz. The
problem with using a pure integrator (by removing R3) is without any dc
feedback, the output voltage will tend to drift until the op-amp saturates due
to the op-amp's internal oﬀset and bias currents. By adding R3, dc feedback
is provided and the output voltage is stabilised [35].
The not-gates used are provided by a 74HC14 hex inverting Schmitt trig-
ger integrated circuit (IC) package containing 6 inverting buﬀers. Both the
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Figure 3.11: Circuit outline of the triangular carrier waveform generation.
Table 3.8: Triangular waveform generator component values.
Component Value
X1 4 MHz
R1 10 MΩ
C1 22 pF
R2 22 kΩ
R3 1 MΩ
C2 1 nF
C3 100 nF
R4 1.2 kΩ
R5 4.7 kΩ
74HC14 and 74HC174 IC packages require a supply voltage of 5 V.
3.2.2 Controller Plant
For the analysis and design of the controller only the top-half of the converter
circuit is used as shown in Fig. 3.12. The same control circuit is implemented in
the bottom-half of the converter. The plant portion of the converter includes
the current sense resistors used by the current control loop to generate the
current feedback measurement and is denoted by Rcs in Fig. 3.12.
With reference to Fig. 3.12 the equation describing the inductor current as
a function of the mid-point voltage vm is given by
vm − Vbat − iL (Rin +Rcs) = LdiL
dt
. (3.36)
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Figure 3.12: Bidirectional dc-dc converter circuit used for controller design.
The diﬀerential equation for the inductor current is thus
diL
dt
=
vm − Vbat − iL (Rin +Rcs)
L
, (3.37)
where
vm = s1vdc. (3.38)
The variable s1 dictates the state of switch Q1 where s1 = 1 indicates the
switch is on and s1 = 0 indicates Q1 is oﬀ. The mid-point voltage is thus at
either +Vdc or zero depending on the amplitude of the modulator reference
voltage with respect to the carrier waveform. If the reference voltage ve at
time t is larger than the carrier waveform vtri, s1 = 1, otherwise s1 = 0.
For frequency domain analysis the eﬀect of the battery voltage is omit-
ted since it is considered a constant dc value. Hence, the mean voltage Vm
measured at the mid-point between switches Q1 and Q2 is given by
Vm = (sL+Rin +Rcs)IL, (3.39)
where IL is the mean battery and inductor current. Solving (3.39) the forward
transfer function of the controller plant Gp(s), describing the mean inductor
current as a function of the mid-point voltage, is given by
Gp(s) =
IL
Vm
=
1
sL+Rin +Rcs
. (3.40)
3.2.3 Current Control Loop
The current control loop, shown in Fig. 3.13, functions to regulate the mean
inductor current ﬂowing to and from the batteries by controlling the switching
actions of the MOSFETs. The time-varying modulator reference voltage ve is
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compared (by means of a high-speed AD790JN comparator from Analog De-
vices) to the triangular waveform described in Section 3.2.1, where the output
of the comparator provides the PWM switching signal.
IL
∗
(Vseti)
Σ
+
−
Vfbi
Gc(s) KR Kdc Gp(s)
H(s)
IL
Ve D1
Figure 3.13: Current control loop block diagram.
A linear model of the modulator circuit is assumed, where the duty cycle of
the PWM signal D is calculated as the ratio of the mean modulator reference
voltage Ve to the amplitude of the carrier waveform. Assuming the triangular
carrier waveform has a minimum value of 0 V and a maximum value of VR,
the duty cycle D is:
D =
Ve
VR
. (3.41)
To account for the linear PWM model constant KR is introduced in Fig. 3.13.
From (3.41) the constant KR is expressed as the ratio of the duty cycle to the
modulator reference voltage, thus
KR =
D1
Ve
=
1
VR
, (3.42)
where D1 is the duty cycle of switch Q1. With reference to Fig. 3.12 the mean
mid-point voltage Vm is related to the duty cycle (as proven in Section 2.2.2)
by
Vm = D1Vdc =
Ve
VR
Vdc. (3.43)
For the design of the current controller the dc bus voltage is assumed constant,
which is reasonable given that the current control loop is speciﬁcally designed
to respond signiﬁcantly faster than the voltage control loop. Constant Kdc is
thus 175 V. From (3.43) the mid-point voltage is the duty cycle multiplied by
Kdc.
Ten parallel connected 0.68 Ω metal ﬁlm resistors were used for current
sensing. The feedback voltage Vfbi provided to the inverting input of the
summation in Fig. 3.13, is thus the product of the inductor current IL and the
feedback transfer function H(s). The current-sensing feedback circuit is shown
in Fig. 3.14 with the corresponding component values given in Table 3.9.
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Figure 3.14: Inductor current sensing circuit.
Table 3.9: Component values for the current sense circuit.
Component Value
Rcs 68 mΩ
R1 4.7 kΩ
R2 34.5 kΩ
A diﬀerential signal from the current sense resistors feed an LF353N op-amp
through resistors to add the required gain. The transfer function H(s) is thus
given by
H(s) =
Vfbi
IL
=
R2
R1
Rcs. (3.44)
A gain of 7.34 (R2
R1
) is used such that at a maximum current of 10 A the
feedback signal will be 5 V. Similarly in the time domain the current loop
feedback voltage is given by
vfbi =
R2
R1
RcsiL. (3.45)
With reference to Fig. 3.13, the open-loop transfer function is
Gol(s) = Gc(s)KRKdcGp(s)H(s), (3.46)
where Gc(s) is the compensation ampliﬁer. The frequency domain analysis
of Gol(s) without the transfer function of the compensation ampliﬁer present
is shown in Fig. 3.15. In adherence with the Nyquist stability criterion, the
open-loop transfer function with compensation is required to have both posi-
tive phase and gain margins in order for the closed-loop transfer function to
be stable (not oscillate). The phase margin should, preferably, be at least 30°
[36]. Furthermore, the unity gain crossover frequency of the open-loop transfer
function should be chosen according to the desired performance of the system,
but is generally designed to be at around one-ﬁfth of the system's switching
frequency or lower [37].
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Figure 3.15: Bode plot of current controller without compensation.
As seen from Fig. 3.15 the phase margin is positive, the unity crossover fre-
quency is at 2.99 kHz and the dc gain is 17.8 dB. The corner frequency is at
390 Hz. A compensation ampliﬁer will increase the bandwidth as well as the
dc gain. Ideally the dc gain should strive to inﬁnity thus an additional pole is
required.
In order to improve the bandwidth as well as the dc gain a PI or pole-zero
compensator [38] is required. As the name suggests, the last mentioned consists
of a pole-zero pair, where the pole and zero are placed to achieve the required
closed-loop stability of the system. The pole-zero and PI compensators are very
similar, the only beneﬁt of using a pole-zero compensator is the additional pole
present at high frequencies. This allows a roll-oﬀ of -40 dB per decade below
the 0 dB which helps to improve the ﬁltering of switching noise. A pole-zero
compensation ampliﬁer as shown in Fig. 3.16 is chosen as the compensator
Gc(s) for the current control loop due to the good transient response and load
regulation that it provides.
The diﬀerential equations describing the pole-zero compensator are derived
by assuming the ampliﬁer is an inverting ampliﬁer with the non-inverting input
grounded. The inverting input voltage is deﬁned as vfbi − vseti. From ﬁrst
principles it is known that the currents ﬂowing into the ampliﬁer inputs sum
to zero, thus
vfbi − vseti
R1
+ C1
dve
dt
+ C2
dvc2
dt
= 0, (3.47)
where the voltage across capacitor C1 is the reference voltage ve. The voltage
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Figure 3.16: Pole-zero compensation ampliﬁer.
across C2 is deﬁned as vc2 and can also be expressed by
vc2 = ve − ic2R2 = ve − C2R2dvc2
dt
. (3.48)
Solving the above diﬀerential equation yields
dvc2
dt
=
ve − vc2
C2R2
. (3.49)
Substituting (3.49) into (3.47) and rearranging results in the diﬀerential equa-
tion for the modulator reference voltage ve where
dve
dt
=
vseti − vfbi
C1R1
+
vc2 − ve
R1R2
. (3.50)
Similarly for the frequency domain analysis the transfer function Gc(s) is de-
rived below. Firstly,
Zf =
(
R2 +
1
sC2
)
|| 1
sC1
=
(
sC2R2 + 1
sC2
)
|| 1
sC1
=
1
sC2
sC2R2+1
+ sC1
=
sC2R2 + 1
s2C1C2R2 + s(C1 + C2)
,
(3.51)
where Zf is the combined ampliﬁer feedback impedance. The transfer function
for Fig. 3.16 is thus
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Gc(s) =
Ve
Vseti − Vfbi
=
Zf
R1
=
sC2R2 + 1
R1 [s2C1C2R2 + s(C1 + C2)]
,
(3.52)
and in standard form
Gc(s) =
sC2R2+1
C1+C2
sR1
(
sC1C2R2
C1+C2
+ 1
)
=
1
R1(C1 + C2)
 sC2R2 + 1
s
(
sC1C2R2
C1+C2
+ 1
)
 . (3.53)
The dc gain in decibels is
Gcgain = 20log10
[
1
sR1(C1 + C2)
]
. (3.54)
The two time constants are
τ1 = C2R2, (3.55)
and
τ2 =
C1C2R2
C1 + C2
, (3.56)
with corresponding corner frequencies of
f1 =
1
2piτ1
=
1
2pi
(
1
C2R2
)
, (3.57)
and
f2 =
1
2piτ2
=
1
2pi
(
C1 + C2
C1C2R2
)
. (3.58)
As seen from (3.53), the pole-zero compensator has an integrator pole which
will give the required inﬁnite dc gain. The ﬁrst corner frequency f1 should be
less than or equal to the corner frequency of the open-loop response (390 Hz)
shown in Fig. 3.15 in order to increase the bandwidth. The inductor current
ripple will impose a ripple voltage on the reference signal Ve. To ensure the
ripple on the reference voltage is ﬁltered out properly (to produce a constant
reference voltage), the desired bandwidth for the current controller is at around
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one tenth of the switching frequency, thus at 4 kHz. The second corner fre-
quency should be below the 0 dB line thus at a value equal to or higher than
4 kHz. Substituting (3.57) into (3.58) gives
f2 =
(
C1 + C2
C1
)
, (3.59)
where the desired corner frequency for f1 is chosen as 100 Hz and for f2 as
5 kHz, resulting in a relationship between C1 and C2 of
C2 = 49C1. (3.60)
The value chosen for C1 is 10 nF and by taking the above equation into account,
the closest value for C2 is 470 nF. From (3.57) the calculated value of R2 is
3.4 kΩ. The bandwidth of the controller will change from 2.99 kHz to 4 kHz
by adjusting the gain factor Gcgain. Since the roll-oﬀ of the controller is at
-20 dB/decade when it crosses the 0 dB line the amount of gain required to
change the controller's bandwidth is calculated as
∆Gcgain = 20log10(4000)− 20log10(2990) = 2.53 dB. (3.61)
From (3.54) and (3.61) the value of R1 is calculated as 3.99 kΩ. After test-
ing and simulation some of the values had to be adjusted slightly. The ﬁnal
component values are given in Table 3.10.
Table 3.10: Component values for the current loop compensator.
Component Value
R1 3.3 kΩ
R2 4.7 kΩ
C1 10 nF
C2 470 nF
The closed-loop transfer function of the complete current controller shown in
Fig. 3.13 is
Gcl(s) =
IL
Vseti
=
Gc(s)KRKdcGp(s)
1 +Gc(s)KRKdcGp(s)H(s)
. (3.62)
To ensure the stability of the system with the compensation ampliﬁer present,
the open-loop response of the current controller is investigated. Fig. 3.17 shows
the Bode plot of both the open- and closed-loop responses. The open-loop
response shows a phase margin of 53.8 degrees and a unity gain crossover
frequency of 3.2 kHz. The closed-loop response shows a dc gain of 6.04 dB
corresponding to a static loop sensitivity of 2.0 A of battery current per volt of
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excitation applied to the set-point input Vseti. Thus, at an absolute maximum
set-point voltage of 5 V, the battery current will rise to 10 A as desired.
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Figure 3.17: Current controller bode plot.
In Fig. 3.17 the gain margin is shown to be inﬁnite as the phase plot of the
open-loop response never crosses the -180 degree line. Since an inﬁnite gain
margin cannot be realised in practice, a bifurcation test [39] was undertaken
to determine a more realistic prediction of the gain margin. A gain variable
KB was added to the compensation circuit as shown in Fig. 3.18 such that the
transfer function for the compensation ampliﬁer changed to KBGc(s).
Vseti Σ
+
−
Vfbi
Gc(s) KB Kd Gp(s)
H(s)
IL
Compensator
Ve VeB
Figure 3.18: Current control loop with additional gain factor KB.
The gain variable KB was linearly increased from one to 40 in a MATLAB
Simulink model of the converter circuit and controller. The result of the bi-
furcation test is shown in Fig. 3.19. An additional gain of 22 was added to the
compensation circuit, where the output reference voltage VeB feeds the PWM
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comparator, before the output voltage Ve of the controller Gc(s) was observed
to bifurcate. This indicates a more realistic gain margin of 26.8 dB. A positive
gain and phase margin suggest that the current control loop is stable.
0 5 10 15 20 25 30 35
−0.5
0
0.5
1
KB
V
e
(V
)
Figure 3.19: Bifurcation diagram used for stability analysis.
3.2.4 Current and Voltage Limiting Circuit
An active clamp circuit [35] shown as a limiter in Fig. 3.10 is used to limit
the absolute maximum of the mean current demanded from the battery. This
action is realised by clamping the range of the set-point current dictated by the
voltage control loop to -10 A and +10 A. The clamp circuit in Fig. 3.20 shows
both positive and negative voltage clamping where the reference voltages can
be made adjustable.
−
+
LF353N
Rlim
Vin
−Vref
−
+
LF353N
+Vref
Vout
Figure 3.20: Postive and negative active clamping circuit.
Since the current control loop has a static loop sensitivity of 2 A per volt
of excitation at the set-point input, the values for -Vref and -Vref are set to
plus and minus 5 V respectively, to correspond to the current limit of -10 A
to +10 A. The input voltage Vin is the reference set-point vrefi produced by
the voltage control loop while the output voltage Vout is the limited set-point
voltage vseti for comparison with vfbi. The resistor used for Rlim is 470 Ω and
the two diodes are BAT85 Schottky diodes.
The same circuit was used to limit the output of the compensation ampliﬁer
Gc(s) to -5 V and +5 V so as to clamp the range of the modulator reference
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signal. With the triangular waveform at a 5.5 V amplitude (11 V peak to
peak) and a maximum reference voltage of +5 V, the maximum duty cycle
is limited to 95 %. Similarly the minimum duty cycle is limited to 5 % at a
minimum reference signal of -5 V.
3.2.5 Voltage Control Loop
The voltage control loop functions to regulate the dc bus voltage vdc to the
corresponding voltage set-point Vdc
∗. The bus plant portion of the controller
block diagram shown in Fig. 3.10 contains dc bus capacitors of the converter
circuit. The dc bus voltage is related to the rest of the converter circuit
through the current ﬂowing into the capacitors and the capacitors themselves.
The current ﬂowing into the capacitor as shown Fig. 3.12 is related to the
inductor current by
ic = idc − s1iL, (3.63)
where s1 is again used to determine the state of switch Q1 as either on (s1 = 1)
or oﬀ (s1 = 0). The current through the capacitor is also deﬁned as
ic = C
dvc
dt
= C
dvdc
dt
. (3.64)
Combining (3.63) and (3.64) results in the diﬀerential equation describing the
dc bus voltage as a function of the inductor current and is given below as
dvdc
dt
=
idc − s1iL
C
. (3.65)
With s1iL averaged over at least 5 to 10 switching cycles, s1iL is approximately
equal to d1iL, where d1 is the instantaneous duty cycle of switch Q1. Equation
(3.65) time averaged over 5-10 switching cycles now becomes
dvdc
dt
=
idc − d1iL
C
. (3.66)
Both the inductor current iL and the duty cycle d1 are time-varying signals
resulting in a non-linear diﬀerential equation for the dc bus voltage. For fre-
quency domain analysis transfer functions are required to be linear. Thus
(3.66) is linearised before applying the Laplace transform for frequency do-
main analysis. A function can be linearised around a certain operating point
using a ﬁrst order Taylor series approximation [40]. The approximation for
(3.66) is thus
v˙dc = f (d1(0), iL(0)) +
∂f
∂d1
∣∣∣d1=d1(0)
iL=iL(0)
(d1(t)− d1(0))
+
∂f
∂iL
∣∣∣d1=d1(0)
iL=iL(0)
(iL(t)− iL(0)) ,
(3.67)
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and in increment form
d∆vdc(t)
dt
=
∂f
∂d1
∣∣∣d1=d1(0)
iL=iL(0)
∆d1(t) +
∂f
∂iL
∣∣∣d1=d1(0)
iL=iL(0)
∆iL(t), (3.68)
where f is the diﬀerential equation dvdc
dt
given in (3.66). The operating point of
the duty cycle d1 is around 0.6857 and denoted as d1(0). The operating point
for the inductor current iL(0) is calculated as
dvdc
dt
= 0 =
idc − d1(0)iL(0)
C
. (3.69)
Rearranging the above equation:
iL(0) =
idc
d1(0)
. (3.70)
The operating point for the inductor current thus depends on the amount
of current ﬂowing into the dc bus. Since this value will vary, the frequency
and time domain analysis are conducted at the maximum and minimum mean
dc bus current variation as well as at a mean dc bus current of zero. After
evaluating (3.68) the linearised diﬀerential equation for the dc bus voltage is
d∆vdc(t)
dt
= −iL(0)
C
∆d1(t)− d1(0)
C
∆iL(t). (3.71)
Multiplying both sides with C and taking the Laplace transform of the above
equation, (3.71) becomes
− sCVdc(s) = Kd0IL(s) +Ki0D1(s), (3.72)
and after simplifying
Vdc(s) =
Kd0IL(s) +Ki0D1(s)
−sC = Fp(s) [Kd0IL(s) +Ki0D1(s)] , (3.73)
where Fp(s) is used to deﬁne the dc bus plant portion of the converter.
The block diagram of the linearised control system is shown in Fig. 3.21 where
Fc(s) denotes the controller for the voltage control loop. The feedback voltage
Vfbv shown in Fig. 3.21 is a scaled version of the bus voltage, where Ks is the
scaling factor. The block diagram in Fig. 3.21 can be manipulated by moving
the branch point at IL(s) to D1(s) as shown in Fig. 3.22. By performing block
diagram reduction the control system diagram reduces to the diagram shown
in Fig. 3.23.
From Fig. 3.23 the open-loop transfer function of the voltage control loop
is calculated as
Fol(s) =
KsKRFc(s)Gc(s)Fp(s)
1 +KdcKRGc(s)Gp(s)H(s)
[Ki0 +KdcKd0Gp(s)] , (3.74)
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Vdc
∗ Σ
+
−
Vfbv
Fc(s)
Vseti
Σ
+
−
Vfbi
Gc(s) KR
D1
Kdc Gp(s)
IL
Kd0 Σ
+
+
Fp(s) Vdc(s)
H(s)
Ks
Ki0
V
Figure 3.21: Voltage and current control loop block diagram.
Vdc
∗ Σ
+
−
Vfbv
Fc(s)
Vseti
Σ
+
−
Vfbi
Gc(s) KR
D1
Kdc Gp(s) Kd0 Σ
+
+
Fp(s) Vdc
KdcH(s)Gp(s)
Ks
Ki0
V
Figure 3.22: Simpliﬁed voltage and current control loop block diagram.
Vdc
∗ Σ
+
−
Vfbv
Fc(s)
Gc(s)KR
1 +KdcKRGc(s)Gp(s)H(s)
Ki0 +KdcKd0Gp(s) Fp(s) Vdc
Ks
V
Figure 3.23: Reduced voltage and current control loop block diagram.
and the closed-loop transfer function as
Fcl(s) =
Vdc(s)
Vdc
∗ =
1
Ks
Fol(s)
1 + Fol(s)
. (3.75)
The measured dc bus voltage is scaled down through a diﬀerential ampliﬁer
functioning as an attenuator as shown in Fig. 3.24 with R1 equal to 238 kΩ and
R2 equal to 6.5 kΩ. The equivalent scaling factor denoted K2 in the voltage
control loop is the ratio between R2 and R1 which is 135 . Thus at an ideal
positive dc bus voltage of 175 V, the equivalent feedback voltage vfbv is 5 V.
The reference voltage Vdc
∗ is therefore set to 5 V.
A 2 kW load is connected to the dc bus rails. The transfer function Fp(s)
given in (3.73), describing the dc bus plant portion of the system, is modelled
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VGND
R1
R2
+Vdc
R1
−
+
LF353N
vfbv
R2
Figure 3.24: Bus voltage feedback circuit.
with and without the load present to conﬁrm stability throughout. With the
load Rdc connected the transfer function changes to
Fp(s) =
−Rdc
sCRdc + 1
, (3.76)
where the minimum value of the load is 60 Ω. The open-loop frequency re-
sponse without the compensation ampliﬁer Fc(s) present is shown in Fig. 3.25
for the loaded as well as unloaded dc bus condition. The initial dc bus current
is assumed zero, thus from (3.70) the operating point for the inductor current
Ki0 is also zero.
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Figure 3.25: Bode plot of the voltage controller without compensation.
As seen from Fig. 3.25 when a 60 Ω load is connected the open-loop response
does not have inﬁnite gain at dc. A pole-zero compensator is once again chosen
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as the compensation method since it will provide an additional pole to achieve
an inﬁnite dc gain and also provide the required additional bandwidth for the
voltage control loop.
The diﬀerence between the set-point voltage Vdc
∗ and the scaled bus voltage
Vfbv is V, which is the input to the voltage control loop's compensator, Fc(s).
The derivation for the two corner frequencies and dc gain component for a
pole-zero compensator was shown in Section 3.2.3. The ﬁrst corner frequency
f1 is chosen to be at 5 Hz which is where the bode plot shown in Fig. 3.25
rolls oﬀ at -20 dB/decade. The second corner frequency f2 is chosen to be at
a frequency of around 10 kHz which will be well below the 0 dB line once the
dc gain is added. The bandwidth of the voltage controller should ideally be at
around one tenth of the current control loop's, thus at 320 Hz.
The compensation ampliﬁer is identical to the circuit shown in Fig. 3.16
where the two inputs are now Vsetv and Vfbv and the output is Vseti. The same
diﬀerential equations thus also apply. The component values were calculated in
a similar manner to that of the current controller's compensation ampliﬁer by
using equations (3.54) through (3.59). The ﬁnal component values are given in
Table 3.11 with the corner frequencies at 33.8 Hz and 15.95 kHz respectively.
Table 3.11: Component values for the voltage loop compensator.
Component Value
R1 1 kΩ
R2 100 kΩ
C1 100 pF
C2 47 nF
The bode plots for both the open- and closed-loop frequency responses of the
voltage control loop are shown in Fig. 3.26 at a dc bus current of zero. A dc
gain of 30.9 dB is indicated, corresponding to a static loop sensitivity of 35 V
of bus voltage per volt of excitation applied to the set-point input. Thus, at
a set-point value of 5 V, the bus voltage will rise to 175 V. A phase-margin,
gain-margin and unity gain crossover frequency of 77.6 degrees, 20.8 dB and
294 Hz are further indicated, suggesting that the voltage control loop is stable
under the speciﬁed conditions. Since a load connected to the dc bus only
aﬀects the controller at very low frequencies (below 50 Hz) the gain and phase
margins remains the same under no-load conditions.
The stability of the voltage control loop was tested again at the mean
minimum and maximum inductor current operating points of ±10 A. The
open-loop frequency response results are summarised in Table 3.12.
The results show the voltage control loop will remain stable within the
inductor current operating range with positive gain and phase margins for all
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Figure 3.26: Bode plot of voltage controller under load.
Table 3.12: Stability analysis of the voltage control loop at various mean
inductor current operating points.
Ki0 10 A 0 A -10 A
Gain margin 24.2 dB 20.8 dB 17.1 dB
Phase margin 81.4° 77.6° 73.7°
Unity cross-over 319 Hz 294 Hz 270 Hz
conditions. A complete circuit schematics of the controllers used for both the
top and bottom converter are shown in Appendix A.1.2.
3.3 Summary
The detailed design of the bidirectional dc-dc converter circuit was presented
in this chapter. An overview of the basic circuit operation was given. The
design of the dc-dc converter's double control loop control circuit was presented
and the implementation thereof detailed. Both frequency and time domain
equations were derived to describe the operation of the circuit. The frequency
domain analysis showed both the inner and outer control loops are stable. The
time domain analysis is presented in the next chapter along with the measured
results from the manufactured prototype circuit for comparison purposes.
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Chapter 4
DC-DC Converter Simulation and
Test Results
In this chapter the operation of the designed dc-dc converter from the previous
chapter is simulated in the time domain. This simulation is used to conﬁrm
the stability of the converter during start-up, as well as to examine the step
response of the controller with both current and voltage control loops imple-
mented. Various measurements are taken from the manufactured prototype
circuit in order to validate the time domain simulations and to demonstrate
the practical operation of the circuit.
Since the simulation of the negative bus voltage is identical to the inverted
simulation of the positive bus voltage, only the top-half of the converter circuit
(producing the positive bus voltage +Vdc) was used for simulation purposes.
The simulations were implemented in MATLAB and corresponds to a simple
iterative Euler solution of the relevant diﬀerential equations, (3.37), (3.38),
(3.49), (3.50) and (3.65) from Chapter 3, that describe the behaviour of the
circuit.
4.1 Test Set-Up
The dc-dc converter test set-up is shown in Fig. 4.1. The printed circuit boards
(PCBs) used for the practical implementation of the converter are presented in
Appendix B.1. The two power boards responsible for generating the positive
and negative dc bus rails are mounted on two heat sinks as shown in Fig. 4.1.
The control board is situated on top of the two heat sinks. A small 12 V fan
is mounted on the side of the heat sinks to increase the airﬂow, thus cooling
the heat sinks.
The batteries are located at the bottom of the trolley shown in Fig. 4.1. The
two motors on-top of the batteries are used with the inverter circuit and are
irrelevant to the measurements taken for this chapter. The circuit is switched
on by the two circuit breakers at the front of the trolley where each circuit
56
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Figure 4.1: Converter prototype circuit test set-up.
breaker is connected to the positive and negative point of 10 series connected
batteries.
The load used during testing is a 60 Ω resistive load comprising 6 series
connected 10 Ω resistors to form a resistor bank. Each resistor is rated to
handle 500 W and thus the six series connected resistors can handle a total
power of 3 kW.
For safety purposes during measurements, the mid-point between the top-
and bottom-half of the converter was used as the grounding point for all voltage
probe connections.
4.2 Start-Up Response
The simulated dc-dc converter start-up response showing both the instanta-
neous dc bus voltage and inductor current are displayed in Fig. 4.2. This
simulation includes the modelling of the soft-start circuit as well as the dead-
time of the switches. A negative inductor current indicates current ﬂowing
from the batteries into the dc bus to charge the dc bus or power a load, while
a positive inductor current indicates current ﬂowing from the dc bus into the
batteries thus charging the batteries.
As seen from Fig. 4.2 the ﬁrst stage of the soft-start circuit, the pre-charge
circuit, is active for the ﬁrst 350 ms after start-up, during which time the
bus voltage rises from zero to the equivalent battery potential of 120 V. The
in-rush current iL charging the dc bus is seen to peak at 4.8 A.
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Figure 4.2: Simulated dc bus voltage and inductor current during start-up.
At approximately 1.5 s the second stage of the soft-start circuit is activated,
allowing the bus voltage to rise from 120 V to 175 V over the next 0.65 seconds.
When the bus voltage reaches 175 V there is a small voltage overshoot of 2 V,
which is within the allowed range of 170 V to 180 V. It is thus not necessary
to implement any additional anti-windup scheme [41] to prevent the dc bus
voltage from overshooting after reaching its nominal value of 175 V.
The large initial ripple voltage on the dc bus is caused by the post-charge
circuit limiting the on-time of the switches by adjusting the dead-time. The
ripple is seen to decrease until it reaches a minimum peak-to-peak value of
27 mV once the dead-time has reached the minimum value. At time t = 4.5 s
the dead-time has decreased suﬃciently to allow the controller to function
normally thus regulating the dc bus voltage to 175 V continuously without
any signiﬁcant voltage ripple. At the same time the inductor current is also
shown to have reached the designed current ripple of approximately 2.25 A
peak-to-peak.
Fig. 4.3 shows the measured dc bus voltage and inductor current during
start-up. The magnitude and rate of change of the bus voltage is similar to the
result of the time domain simulation shown in Fig. 4.2. Due to the sampling
rate of the oscilloscope used to obtain the measurements (1000 samples over
the chosen time period), the inductor current displayed in Fig. 4.3 is under
sampled and thus aliasing occurs. In the 5 s measurement taken for Fig. 4.3
the inductor current is time averaged over a period of 5 ms, thus aliases of the
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Figure 4.3: Measured dc bus voltage and inductor current during start-up.
inductor current are displayed as opposed to the true instantaneous inductor
current. The inductor current ripple under normal operating conditions can
therefore not be seen as in the simulated model.
As predicted, the bus voltage is observed to rise to the equivalent battery
potential within 350 ms of connecting the battery to the converter at which
time an audible click is heard as the relay short-circuits the soft-start resistors.
The battery potential is approximately 125 V per rail section which is slightly
higher than the simulated potential due to the initial state of charge of the
purchased batteries. Another measurement of the start-up current iL was taken
over a 1 s time period to determine a more accurate peak start-up current of
4.6 A as shown in Fig. 4.4. The small current spike of 0.6 A at 350 ms occurs
when the relay switch closes.
The bus voltage is subsequently observed to rise to and regulate at 177.2 V
and -177.8 V respectively in Fig. 4.3 over a period of approximately 0.6 s as the
dead-time is progressively reduced. The rail-to-rail nominal bus voltage is thus
355 V. The positive and negative dc bus voltages peak at 179 V and -180 V
respectively, according to the oscilloscope measurements. This correspond to a
voltage overshoot of approximately 2 V from the regulated voltage as predicted
by the time domain simulation. The positive and negative bus voltage are
observed to regulate 2 to 3 V higher than the nominally required value of plus
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Figure 4.4: Measured inductor current during start-up.
and minus 175 V due to a small inaccuracy in the set-point value Vdc
∗. Since
it is still within the allowed operating range, no additional adjustments were
made. After another 2.5 s the ripple on the dc bus voltage is seen to have
decreased signiﬁcantly and the mean inductor current is shown to be zero.
4.2.1 Gating Signal Implementation
The voltage waveform generated by the push-pull oscillator used to power the
optocoupler (that communicates the gating signals between the controller and
MOSFET gates) is shown in Fig. 4.5. The oscillation frequency is measured
as 311 kHz. The peak-to-peak voltage is approximately 24 V corresponding to
a 1:1 transformer ratio when the circuit is powered from a single 12 V battery.
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Figure 4.5: Measured oscillator signal used in gate-drive circuitry.
Both the current and voltage control loops employ integrators in their com-
pensation ampliﬁers. This causes the initial modulator reference voltage (gen-
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erating the PWM signals) during the start-up sequence to be at a maximum,
since the dc bus voltage has not yet reached the nominal value. The duty
cycle of the switches are limited to 95 %. With the dead-time included the
maximum duty cycle is 92 % and the resulting gating signal generated by the
comparator for Q2 is shown in Fig. 4.6 in blue. The green line shows the signal
at the gate of the MOSFET.
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Figure 4.6: Measured gating signal from the controller and MOSFET gate for
Q2 during start-up.
A similar switching signal is seen at the gate of Q3 while switches Q1 and Q4
are oﬀ completely due to the added dead-time.
4.3 Step Response
To determine the transient response of the dc-dc converter a step change in the
load was implemented in both the simulated and prototype circuit. Fig. 4.7
shows the predicted response of both the dc bus voltage and inductor current
to a step change in the load. The application of a 2.1 kW load was simulated
by adjusting the mean dc bus current Idc from 0 A to -6 A in the time domain
simulation. The system is tested for a load capability slightly higher than
the required 2 kW due to the availability of the 60 Ω dummy load that was
used during testing. At time t = 0.1 s the load step response is implemented
resulting in a negative average inductor current of 9.32 A and a negative voltage
spike of 1.4 V. After 300 ms the simulated load is disconnected and the mean
current is seen to return to zero while the dc bus voltage peaks at 176.4 V
before settling back to 175 V.
A similar response is seen when a dc current source is instantly applied
to the dc bus at time t = 0.7 s by changing the mean dc current Idc from
0 A to 5.8 A (corresponding to 2.03 kW of power delivered to the converter).
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Figure 4.7: Simulated step response of dc bus voltage and inductor current.
The voltage brieﬂy peaks at 176.3 V and the mean inductor current is shown
to be 8.42 A. After 300 ms when the current source is removed, the dc bus
voltage falls to 173.7 V before settling back to the nominal dc bus voltage.
The inductor current is seen to return to a mean value of zero. According
to the time domain simulation the duration of the transient responses are
approximately 30 ms. As seen from Fig. 4.7 the simulated converter provides
a good transient response by settling quickly and having a maximum voltage
overshoot of less than 1 % of the nominal bus voltage. This simulation also
demonstrates the bidirectional capability of the converter.
The transient response of the prototype circuit was tested by connecting
and disconnecting a 2.1 kW (60 Ω) load to the 355 V nominal dc bus. The
measurement was taken at the positive dc bus voltage rail by using the ac cou-
pled setting on the oscilloscope. As shown in Fig. 4.8 the load was connected
at time t = 0.05 s which caused a brief voltage dip of 1.32 V. The bus voltage
settled back to 177.2 V after 0.5 s at which time the load was disconnected
causing a voltage spike with an amplitude of 0.92 V. Another 400 ms later the
dc bus voltage settled back to the nominal voltage.
The transient response of the simulated and measured step responses com-
pare reasonable well. The main diﬀerence being the simulated circuit shows a
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 4. DC-DC CONVERTER SIMULATION AND TEST RESULTS 63
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
−1.5
−1
−0.5
0
0.5
1
Time (s)
A
C
co
up
le
d
v d
c
(V
)
Figure 4.8: Measured step response of the dc bus voltage under ac coupling.
faster settling time than the measured step response.
The test showing the bidirectional capability of the dc-dc converter cir-
cuit will be presented in Chapter 7 as part of the system integration testing
since the asynchronous generator is required to source current to the con-
verter. The design and implementation of the inverter circuit connecting to
the asynchronous generator will be discussed in the following chapters.
4.3.1 Inductor Ripple Current
The simulated inductor current ripple is shown in Fig. 4.9 and the measured
inductor current at no-load is shown in Fig. 4.10. The simulation predicts a
current ripple magnitude of 2.25 A peak, which is 22.5 % of absolute maximum
mean current that the inductor is intended to conduct at full power (sink or
source). The magnitude of the current ripple is independent of the mean
current, provided that the bus voltage, battery voltage and inductance of the
inductor remain constant. The inductor current duty cycle from Fig. 4.9 is
shown to be 68.8 % which is as expected.
The measured inductor current at no-load has a peak-to-peak value of
2.06 A which is slightly less than the predicted value mainly due to the higher
battery potential. The leakage inductance in the cables connecting the batter-
ies to the rest of the converter circuit, as well as the leakage inductance in the
path through the series connected batteries themselves will add to the total
inductance causing the current ripple to decrease slightly.
The measured inductor current when a 2.1 kW load is connected across
the bus rails, is shown in Fig. 4.11. The mean inductor current is -9.59 A
corresponding closely to the predicted value of -9.32 A, where the negative
sign indicates the batteries are sourcing instead of sinking current.
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Figure 4.9: Simulated inductor current.
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Figure 4.10: Measured inductor current without a load connected.
In the converter simulation the peak-to-peak value of the current ripple stays
constant at no-load and full-load conditions since the value of the inductor
and battery voltage are assumed constant. From Fig. 4.11 it can be seen
that the measured peak-to-peak current ripple increased to 3.1 A at full-load,
compared to the 2.06 A at zero load. This is mainly due to the drop in the
total battery potential from 247.2 V to 236.6 V when the load is connected.
Also there is a marginal decline in the inductance of the inductor, due to the
decreased instantaneous permeability of the inductor core material at greater
magnetisation.
In both cases, the measured current is of triangular form with a duty cycle
of approximately 69 % at no-load and a duty cycle of 66 % at full-load, during
which time switches Q1 and Q4 are turned on and the inductor current is
observed to increase linearly.
Overall, the time domain simulations and measurements for the dc-dc con-
verter correspond very well. The simulation can thus be considered a useful
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Figure 4.11: Measured inductor current with a 2.1 kW load connected to the
dc bus rails.
tool for predicting the behaviour of the prototype circuit.
4.3.2 Gating Signals
The measured controller gating signals for switches Q1 and Q2 under no-load
are presented in Fig. 4.12. The switches are seen to never be on simultaneously
indicating the dead-time of 1 µs was implemented correctly. The duty cycle
of switch Q1 is 69.2 % and 22.7 % for Q2.
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Figure 4.12: Measured controller gating signals for Q1 and Q2 under steady-
state no-load conditions.
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4.4 Eﬃciency
A 60 Ω resistor bank was employed to load the converter to approximately
2.1 kW. The converter eﬃciency is determined by comparing the power deliv-
ered to the load to that drawn from the battery. The measured instantaneous
inductor current and ac coupled battery voltage are shown in Fig. 4.13. The
mean battery voltage was measured using a multimeter as 236.6 V. The instan-
taneous input power is also shown in Fig. 4.13 and was obtained by multiplying
the magnitude of the inductor current with the battery voltage (after adding
the dc oﬀset of 236.6 V), using MATLAB.
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Figure 4.13: Measured inductor current and ac coupled battery voltage under
load.
From Fig. 4.13 the measured ac coupled battery voltage is seen to be in phase
with the measured inductor current. Since there is no phase shift between the
battery voltage and inductor current, the average inductor and battery voltage
can be used to calculate the average input power. With the average inductor
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current measured with a LEM current probe as 9.592 A, the average input
power is thus
Pin = VbatIL = 2269 W. (4.1)
The mean value of the instantaneous input power pin shown in Fig. 4.13 was
calculated in MATLAB as 2268.6 W conﬁrming the average power calculation
of (4.1).
The regulated dc bus voltage was measured with another multimeter as
355 V rail-to-rail and the dc bus current ﬂowing into the load was measured
with the LEM current probe as 6.01 A. The output power at the load is thus
Pout = VdcIdc = 2133 W, (4.2)
resulting in a converter eﬃciency of
η =
Pout
Pin
= 94.02%. (4.3)
The total power loss is calculated as
Ploss = Pin − Pout = 136 W. (4.4)
The total switching and conduction losses were calculated as 14.33 W in (3.28)
for one half-bridge converter, thus 28.66 W for the complete converter circuit.
The current sense resistors of 68 mΩ is responsible for a power loss of 6.3 W
at a mean inductor current of 9.6 A. The remaining power loss of a 101 W is
mainly due to the battery's internal resistance, the inductor's equivalent series
resistance and the resistance within the (long) cables connecting the batteries
to the dc-dc converter circuit.
4.5 Summary
The time domain simulation of the dc-dc converter circuit was presented in this
chapter along with the measured test results. The test set-up was described
in detail. The simulated start-up response of the dc-dc converter compared
extremely well to the measured start-up response. The transient response of
the prototype circuit was tested by implementing a step change in the load
connected to the converter's dc bus terminals. The simulated and measured
transient responses compared reasonable well. The dc-dc converter circuit
demonstrated its ability to regulate the dc bus voltage under no-load and
loaded conditions, whilst meeting the design speciﬁcations. The prototype
circuit showed a high eﬃciency and overall satisfactory performance.
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Chapter 5
Asynchronous Machine Modelling
An asynchronous machine is used as the generator that connects to the inverter
circuit functioning in rectiﬁer mode. A model of the asynchronous machine is
required in order to design the controller for the inverter and generator. This
chapter derives all the necessary machine parameters for a computer simulated
machine model. The machine model is demonstrated and compared with the
true machine characteristics.
5.1 Machine Parameter Estimation
The asynchronous machine used is a 3 kW three-phase squirrel-cage rotor
induction motor. The motor will however be operated as a generator. The
equivalent circuit for an asynchronous machine (also known as an induction
machine) was described in detail in the literature review Section 2.4.2. The
equivalent per-phase circuit diagram is repeated here as shown in Fig. 5.1 for
convenience.
−
Vs
+
Rs
Is
jXls jXlr
Ir
Rr
Rr
s
(1− s)jXmRc
Figure 5.1: Per-phase equivalent circuit of an induction machine.
The equivalent circuit parameters can be obtained by measurements, no-load
testing and a locked-rotor test. The datasheet provides most of the no-load and
locked-rotor measurements required for the parameter estimation calculations.
Table 5.1 provides a summary of the machine characteristics, as given in the
datasheet.
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Table 5.1: Three phase induction machine characteristic values.
Parameter Rated Value
Shaft power 3 kW
Frequency 50 Hz
Poles 2
Slip 4.33 %
Voltage 230/400 V (ac rms)
Current 10.6/6.07 A
Locked rotor current 70.7/40.7 A
No-load current 4.87/2.8 A
Full load torque 9.99 Nm
Locked rotor torque 230 %
Breakdown torque 280 %
Due to the available bus voltage of ±175 V provided by the dc-dc converter,
the induction machine will be connected in delta (low-voltage conﬁguration).
The machine slip is denoted by a small letter s for the duration of this chapter.
5.1.1 Stator Resistance
The stator resistance Rs shown in Fig. 5.1 was measured with a multimeter
as 2.1 Ω by measuring the resistance between one of the stator terminals and
neutral, while the machine was connected in wye conﬁguration.
5.1.2 Leakage Reactance
The leakage reactances Xls and Xlr shown in Fig. 5.1 are usually calculated
as one entity Xe and approximated by
Xls = 0.4 Xe, (5.1)
and
Xlr = 0.6 Xe, (5.2)
for a class B motor [26] such as the motor used for this project. An approximate
model of the per-phase equivalent circuit [27] of an induction machine is used
to determine the leakage reactances as shown in Fig. 5.2. The approximation is
valid since the core resistance Rc and impedance of the magnetising inductance
Xm are much larger than the stator leakage impedance Rs + jXls.
The leakage reactances are calculated from the expression for breakdown
torque which is derived below. First consider the expression for the real power
developed at the shaft of the machine as given in (2.32) and repeated here:
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Figure 5.2: Approximate per-phase equivalent circuit of an induction machine.
Pd = 3Ir
2Rr
(
1− s
s
)
. (5.3)
The rotor current Ir is calculated as
Ir =
Vs
Re + jXe +Rr
(1−s)
s
, (5.4)
where
Re = Rs +Rr. (5.5)
Substituting (5.4) into (5.3) results in
Pd =
3V 2s Rr
(1−s)
s
R2e +X
2
e +
[
Rr
(1−s)
s
]2
+ 2ReRr
(1−s)
s
. (5.6)
The torque is related to power by the synchronous angular velocity ωs as given
in (2.33) which results in a developed shaft torque of
Td =
1
ωs
 3V 2s Rrs
R2e +X
2
e +
[
Rr
(1−s)
s
]2
+ 2ReRr
(1−s)
s
 . (5.7)
As seen from (5.7) the maximum torque, also known as the breakdown torque,
occurs when 1−s
s
is at a minimum. The breakdown slip sb is obtained by
diﬀerentiating (5.7) with respect to s and setting it equal to zero which results
in
sb =
Rr√
R2s +X
2
e
. (5.8)
The expression for the breakdown torque Tdm is calculated by substituting
(5.8) into (5.7) resulting in
Tdm =
3V 2s
2ωs
[
1
Rs +
√
R2s +X
2
e
]
. (5.9)
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From (5.9), the measured stator resistance and the values given in Table 5.1,
the combined leakage reactance Xe is calculated as 6.60 Ω. The individual
leakage reactances are calculated from (5.1) and (5.2) as Xls = 2.64 Ω and
Xlr = 3.96 Ω respectively.
5.1.3 Rotor Resistance
The rotor resistance Rr (referred from the rotor to the stator) is calculated
from the developed power expression given in (5.6) as 1.96 Ω.
5.1.4 Magnetising Reactance
The magnetising reactance Xm is calculated from the no-load test. At no-load
the slip is almost zero and hence the impedance of the rotor is almost inﬁnite.
Fig. 5.2 thus reduces to Fig. 5.3.
−
Vs
+ Is
jXmRc
Figure 5.3: Reduced equivalent circuit of an induction machine under no-load.
The magnetising reactance is given by
Xm =
V 2nl
Qnl
, (5.10)
where
Qnl = VnlInlsin(θpf ). (5.11)
The no-load current is given in the datasheet as 2.8 A and the no-load voltage
is the same as the rated voltage, 230 V. The power factor at no-load is given
in the datasheet as 0.15. The power factor angle at no-load is thus
θpf = cos
−1(0.15) = 81.37◦ (5.12)
Substituting (5.11) and (5.12) into (5.10) results in
Xm =
Vnl
Inlsin(θpf )
= 83.08 Ω. (5.13)
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5.1.5 Core Resistance
The core resistance Rc is calculated in a similar manner as the magnetising
inductance. With reference to Fig. 5.3 the core resistance is
Rc =
V 2nl
Pnl
, (5.14)
where
Pnl = VnlInlcos(θpf ). (5.15)
The resulting core resistance Rc is calculated as 547.6 Ω. The calculated
machine parameters are summarised in Table 5.2
Table 5.2: Calculated machine parameters.
Parameter Value
Rs 2.1 Ω
Xls 2.64 Ω
Xlr 3.96 Ω
Rr 1.96 Ω
Xm 83.08 Ω
Rc 547.6 Ω
5.2 Machine Characteristics
The characteristic curves related to slip are given in the machine datasheet and
are used to determine the accuracy of the machine model. Since the machine
is rated to operate at 50 Hz all the machine data given in the datasheet is at a
stator frequency of 50 Hz. The voltage applied to stator phases are considered
to have a constant rms value of 230 V.
5.2.1 Torque-Speed Relationship
The modelled and measured datasheet torque-speed curves are shown in Fig. 5.4.
From the datasheet curve, the rotor speed is given as a percentage of the rated
speed (50 Hz, 3000 rpm), thus the developed torque is given for slip values
ranging from 0 to 1. If the rotor speed is equal to the rated stator speed then
the slip is 0, and if the rotor speed is zero the slip is 1. The modelled torque
curve was produced by simulating the developed torque as given in (5.7) for
slip values also ranging from 0 to 1.
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Figure 5.4: Torque vs rated speed characteristic curve.
To achieve the modelled curve of Fig. 5.4 the rotor resistance was changed
from the calculated value of 1.96 Ω to 1.86 Ω, and the magnetising inductance
was slightly reduced to 80 Ω. As seen from Fig. 5.4 the modelled curve only
resembles the curve given in the datasheet from 0 % slip to 25 % slip. The
equivalent model is thus not able to predict an accurate torque response for
slip values greater than 25 %, at which point the breakdown torque is reached.
Since the induction machine will never operate continuously at slip values
greater than a few percent, the model need only be accurate for slip values
ranging from 0 % to approximately 6 %. The rated machine slip is 4.33 % and
thus the machine will not operate at more than one or two percent slip above
the rated slip continuously.
The torque-speed curve shown is for motor operation where power is de-
livered to the shaft. Since the induction machine will be used as a generator,
the machine will be modelled using negative slip values.
5.2.2 Current-Speed Relationship
Similarly the stator current related to the rated speed is shown in Fig. 5.5
for both the modelled and measured (from the datasheet) case. The modelled
stator current was calculated from Fig. 5.1 as
Is =
∣∣∣∣ VsZeq
∣∣∣∣ , (5.16)
where
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Zeq = Rs + jXls +Rc||jXm||
(
jXlr +
Rr
s
)
= Rs + jXls +
RcjXm
(
jXlr +
Rr
s
)
RcjXm + (Rc + jXm)
(
jXlr +
Rr
s
) . (5.17)
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Figure 5.5: Stator current vs rated speed characteristic curve.
The modelled current is seen to deviate signiﬁcantly more from the measured
current for slip values greater than 6 %. For small slip values the model does
however correspond to the current given in the datasheet curve.
Since the measured current and torque curves deviate from the modelled
curves, it is clear that the values of the machine parameters also change at
diﬀerent slip values. The locked-rotor test for instance is only performed for a
few seconds during which time the machine heats up signiﬁcantly. A change in
temperature is known to change the eﬀective resistance. The rotor resistance
may vary 50 % up to a 100 % from the nominal value at rated slip due to
heating [42]. The magnetising inductance will vary due to ﬂux saturation
at high slip values. The leakage reactances change as the stator and rotor
currents change due to the non-linear behaviour of magnetic materials at higher
ﬁeld-intensity values (which is directly related to current) [43].
The equivalent circuit parameters determined in this chapter are thus ad-
equate to predict the behaviour of the chosen induction machine at very low
slip values (less than 6 % slip).
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5.3 Dynamic Machine Model
The dynamic d-q model of an asynchronous (or induction) machine was al-
ready discussed in Section 2.4.3. This model, consisting of equations (2.38) to
(2.47), is used to model the dynamic behaviour of the 3 kW induction machine
described in this chapter at low slip values. The ﬁnal machine parameters used
for modelling are summarised in Table 5.3. The core resistance Rc is not taken
into account for this model.
Table 5.3: Machine parameters used for modelling.
Parameter Value
Rs 2.1 Ω
Xls 2.64 Ω
Xlr 3.96 Ω
Rr 1.86 Ω
Xm 80 Ω
Negative slip values are used to simulate generator operation. The machine
model was programmed in a MATLAB script where the diﬀerential equations
were solved using the iterative Euler method.
5.3.1 Modelling Results
The simulation was tested at a slip of zero to conﬁrm the behaviour of the
dynamic machine model. At a slip of zero the no-load current is given as 2.8 A
in the datasheet and thus a similar value is expected for the model. Three
sinusoidal 50 Hz, 230 V rms voltages phase shifted by 120° from each other
were applied to the dynamic model and the simulation results are shown in
Fig. 5.6.
The stator voltages were programmed to increase linearly over a time period
of 0.16 s before reaching a nominal value of 230 V rms. Although this did
reduce current surges during start-up, to avoid any overcurrent conditions
altogether, the stator voltages have to increase linearly over a time period of
approximately 2 s. Once the current settled it reached a steady-state value
of 2.78 A rms which is close to the true no-load current of 2.8 A. Under
steady-state no-load conditions the model showed a developed torque of zero
as expected.
Given that the generator will operate at a slip value of around -5 %, another
simulation was conducted to conﬁrm the generator operation of the dynamic
model. The resulting stator and rotor currents for one of the three phases
are shown in Fig. 5.7. The rotor shaft was modelled to rotate at a constant
angular velocity of 50 Hz.
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Figure 5.6: Three-phase stator voltages and currents at zero slip.
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Figure 5.7: Stator and rotor currents at -5 % slip.
The stator current is shown to have a frequency of 47.62 Hz while the ro-
tor current has a frequency of 2.38 Hz corresponding to a slip of 5 %. The
developed torque of the machine is -15.27 Nm according to the simulation,
indicating that 15.27 Nm of torque must be applied to the shaft in order to
achieve -5 % slip operation.
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5.4 Summary
This chapter derived the asynchronous generator machine parameters from
the equivalent machine model and datasheet information. The machine model
was simulated and the results compared to the given datasheet information to
conﬁrm the credibility of the model. The model was shown to be reasonably
accurate for low slip values. The generator operation of the machine was also
investigated. The next chapter contains the design of the inverter control
circuit which is based on the machine parameters and performance detailed in
this chapter.
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Chapter 6
Inverter Design and
Implementation
The design and implementation of a non-isolated bidirectional current-controlled
switched-mode inverter functioning as a synchronous rectiﬁer is described in
this chapter. The inverter connects to the dc bus provided by the dc-dc con-
verter presented in Chapters 3 and 4. The asynchronous generator described
in Chapter 5 is used to supply power to the dc bus through the inverter circuit.
The generator is required to supply a maximum of 2 kW of electrical power
to a load connected between the dc bus rails, or if a load is not present, to
the dc-dc converter in order to charge the converter's batteries. The voltages
applied to the generator stator terminals are controlled as a function of the
dc bus current and the dc-dc converter's battery voltage. Two control loops
are used to facilitate the regulation of the battery voltage. The design of
the control loops are presented along with their closed-loop stability analysis.
The design and implementation of various additional safety features are also
described.
6.1 Basic Circuit Operation
The inverter circuit is used to regulate the dc-dc converter battery voltage to
ensure the batteries are kept at their optimal ﬂoating use voltage of 13.6 V each.
The positive and negative dc-dc converter bus rails, +Vdc and −Vdc, connect
to the inverter terminals. The complete circuit diagram of the inverter circuit
connected to the already designed dc-dc converter circuit is shown in Fig. 6.1.
The inverter circuit is based on the commonly used three-phase half-bridge
topology, as shown in Fig. 6.1, with freewheeling diodes connected across the
switches. The current is assumed to ﬂow into the dc bus thus indicating
the three-phase machine is operating as a generator and the inverter as a
synchronous rectiﬁer.
The dc bus terminals of the inverter and converter are connected together
78
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Figure 6.1: Bidirectional converter and inverter interface circuit.
by means of multi-strand wires. The wires are about 1 m long. A load can also
be connected to the dc bus if desired. A 100 µF 400 V electrolytic capacitor is
connected in parallel with a 100 nF 400 V ceramic capacitor and the combined
capacitance is denoted Ci in Fig 6.1. The capacitors are connected between
the dc bus rails on the inverter side to ﬁlter any possible high-frequency noise
due to the inductance of the wire connection.
The dc-dc converter regulates the dc bus voltage to 355 V rail-to-rail. The
positive denoted dc bus current idc is regulated and limited to a maximum
mean value of 5.7 A by the inverter's control circuit. This permits a power
transfer of up to 2023 W from the generator to the nominal 355 V dc bus,
thus meeting the power requirement of 2 kW. Since the speed of the generator
shaft varies, as would be the case with an air-driven turbine generator, the
maximum electrical power that can be drawn from the generator is dictated
by the mechanical power applied to the generator shaft at a given shaft speed.
The current in the generator windings should never exceed the rated generator
current, regardless of the generator shaft speed.
The magnitude and frequency of the fundamental voltages (vuf , vvf and
vwf ) applied to the generator stator terminals are controlled to maintain a
constant Volt/Hertz ratio. Note all subscripts ending with an f indicate the
fundamental component of said waveform. A constant Volt/Hertz ratio corre-
sponds to a constant rms ﬂux within the machine, since ﬂux is proportional to
voltage integrated with respect to time. If constant ﬂux is not maintained, the
magnetic core of the machine will saturate causing large saturation currents
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to ﬂow which can damage the machine.
The voltages applied to the generator stator terminals, vu, vv and vw, are
produced by the inverter circuit. An IGBT module containing six IGBTs
with freewheeling diodes included, are used for switches S1 through S6. The
generation of the PWM signals controlling the six switches are shown in Fig. 6.2
in block diagram form.
MP
Signal
Processing
ωr
Controller
Signal
vcs
dsPIC DAC
vref
PWM
Signal
vr
20 kHz
Figure 6.2: PWM signal generation block diagram.
The control circuit of the inverter produces three sinusoidal modulator refer-
ence voltages, denoted vref in Fig. 6.2, each separated 120 degrees from each
other with equal magnitude. The control circuit includes a dsPIC digital signal
controller and a digital-to-analog converter (DAC) to generate these reference
voltages as shown in Fig. 6.2.
The speed at which the generator shaft is rotating ωr is measured using a
magnetic pick-up. The output signal from the magnetic pick-up, denoted MP
in Fig. 6.2, is processed and given as an input to the dsPIC. The generator
is designed to function at a constant negative slip of -5.47 % and thus the
frequencies of the modulator reference voltages are approximately 5 % lower
than the measured shaft speed.
The amplitudes of the modulator reference voltages are dependent upon
the analog control signal vcs, feeding into the dsPIC as shown in Fig. 6.2, as
well as the speed of the generator shaft ωr. The control signal vcs is generated
by the compensation ampliﬁer located inside the inverter's inner control loop
and is described in more detail in the next section. The amplitudes of the
reference voltages are scaled according to the magnitude of vcs and the speed
input ωr in order to maintain constant rms ﬂux within the generator.
The modulator reference voltages are compared to a triangular carrier
waveform vr with a chosen frequency fs of 20 kHz to generate the PWM
switching signals as shown in Fig. 6.2. The top and bottom switches of each of
the three half-bridge legs switch complementary to each other. With reference
to Fig. 6.1, when one of the top switches S1, S3 or S5 is switched on, the re-
spective pole voltage is pulled high to +Vdc. Similarly, when one of the bottom
switches S2, S4 or S6 is switched on, the respective pole voltage is pulled low
to -Vdc.
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Figure 6.3: Inverter phase voltage and current for one half-bridge circuit.
Figure 6.3 illustrates the operation of the inverter circuit for the half-bridge
with the pole voltage vu. It should be noted that the triangular carrier wave-
form vr shown in green in Fig. 6.3 has a frequency 2 kHz instead of the designed
20 kHz frequency simply to allow a more detailed viewing of the circuit oper-
ation in which the switching action can clearly be seen. The ﬁrst plot shows
the corresponding modulator reference voltage vru generated by the control
circuitry and is deﬁned as
vru = Vc cos(ωs1t), (6.1)
where Vc is the dsPIC scaled amplitude of the modulator reference voltage
and ωs1 is the angular frequency of the modulator reference voltage. The time
period for one complete angular rotation of 2pi is deﬁned as T1. The angular
frequency ws1, and thus also the time period T1, will vary due to the variable
speed of the generator shaft. The reference voltage vru is thus used to modulate
the phase voltage vu and the amplitude modulation index ma is given by [11]
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ma =
Vc
Vr
, (6.2)
where Vr is the amplitude of the triangular carrier waveform vr. The carrier
waveform is generated in an identical manner to the carrier waveform used in
the converter control circuit detailed in Section 3.2.1. The only diﬀerence is
a 2 MHz crystal (instead of a 4 MHz crystal) is used to produce the 20 kHz
triangular switching signal. The peak-to-peak output voltage of the triangular
waveform vr is 12 V, thus Vr equals 6 V. The amplitude Vc of each of the mod-
ulator reference voltages is limited to 5 V resulting in a maximum modulation
index of
ma =
Vc
Vr
=
5
6
= 0.833. (6.3)
The second plot in Fig. 6.3 shows the modulated phase voltage vu in blue
and the fundamental component vuf of the voltage in red. No ﬁlter is added
between the inverter pole points and the stator terminals; hence the modulated
phase voltages are applied directly to the generator stator terminals. The
induction machine does not require ﬁltered voltages at its stator terminals
since the internal machine inductance is very high and thus the machine acts
as a ﬁlter in itself. This property is described in more detail in the next
subsection.
In Fig. 6.3 the fundamental phase voltage vuf is shown to be in phase
with the modulator reference signal vru. The amplitude Vp of the fundamental
waveform vuf is thus related to the modulation index by
Vp = ma
Vdc(pp)
2
, (6.4)
where Vdc(pp) is the peak-to-peak dc bus voltage of 355 V. The waveform vuf
is thus given by
vuf = Vp cos(ωs1t). (6.5)
The third plot in Fig. 6.3 shows the fundamental component iuf of the phase
current iu to demonstrate the phase shift between the fundamental phase volt-
age vuf and current iuf . This phase shift is due primarily to the inductance
of the generator and is calculated from the impedance of the generator. With
the generator parameters determined in the previous chapter, the impedance
Zeq between two stator terminals is calculated using (5.17) as
Zeq = 31.46 6 143.62◦ Ω, (6.6)
at an angular frequency of 50 Hz. The fundamental phase voltage vuf is
used as the reference waveform. With reference to (6.6) and with the phase
currents deﬁned as positive when ﬂowing out of generator and into the dc
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bus, the current is calculated as leading the reference voltage by φ = 36.38°.
The amplitude of the fundamental phase current is deﬁned as Ip, hence the
fundamental phase current iuf is given by
iuf = Ip cos(ωs1t+ φ). (6.7)
The corresponding currents through switches S1 and S2 are shown in Fig. 6.4
with reference to Fig. 6.1 and Fig. 6.3, where current is deﬁned as positive when
ﬂowing from the generator into the dc bus. During the positive half-cycle of
iuf shown in Fig. 6.3 and while switch S2 is oﬀ, current will ﬂow from the
generator through the forward biased diode of S1 towards the dc bus. When
switch S2 is on current will ﬂow through the IGBT of S2 as shown in Fig 6.4.
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Figure 6.4: Switch and diode currents for S1 and S2 over a single angular
rotation.
During the negative half-cycle of iuf current will ﬂow from the dc bus towards
the generator through the IGBT of S1 as long as switch S1 is on. However,
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when switch S1 is oﬀ and iuf is still within the negative half-cycle, current will
ﬂow through the forward biased diode of S2.
The time-varying duty cycle of switch S1 is related to the modulation index
given in (6.2) and the modulator reference voltage vru deﬁned in (6.1) such
that [31]
d1 =
1
2
[1 +ma cos(ωs1t)] . (6.8)
The duty cycle d1 is thus out of phase with iuf as seen from Fig. 6.4. The
instantaneous positive current ﬂowing into the dc bus, as shown in Fig. 6.1, is
a function of the current through the diodes and IGBTs of either the top or
bottom three switches where
idc = (id1 + id3 + id5)− (is1 + is3 + is5)
= −(id2 + id4 + id6) + (is2 + is4 + is6).
(6.9)
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Figure 6.5: Instantaneous and average dc bus current.
Figure. 6.5 shows the instantaneous dc bus current in blue and the average dc
bus current Idc in red. The dc bus voltage is regulated to a constant 355 V and
the dc bus capacitors labelled C in Fig. 6.1 remain charged, hence the current
ﬂowing into the capacitors (at equilibrium) has a mean value of 0 A (only
the ripple component of the instantaneous dc bus current will ﬂow into the
capacitors). At the maximum average dc bus current of 5.7 A, the rms value
of the ripple component was calculated in MATLAB as 5.07 A. The maximum
combined rms current the capacitance C is rated to is 9.7 A as stated in the dc
bus capacitance design of Section 3.1.2. The maximum combined rms ripple
component of the dc bus current from both the converter and inverter circuit,
at equilibrium, equals 9.61 A and is thus within the allowed operating range
of the capacitors.
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6.1.1 Generator Voltage and Current
The inverter phase voltages vu, vv and vw, shown in Fig. 6.1, are applied to
the respective generator stator terminals. The induction generator is however
connected in delta conﬁguration, thus the line-to-line voltages applied across
each of the three generator phases, as shown in Fig. 6.1, are given by
va = vu − vv, (6.10)
vb = vv − vw, (6.11)
and
vc = vw − vu. (6.12)
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Figure 6.6: Instantaneous and fundamental line and phase voltages.
The two inverter phase voltages vu and vv are shown in Fig. 6.6 in blue, along
with the resulting line voltage va. The fundamental component of each wave-
form is also indicated in green. The applied line voltages cause induced line
currents to ﬂow and are calculated using
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ILL =
VLL
Zeq
, (6.13)
where ILL and VLL denote the respective phasor line currents and voltages
of the generator as shown in Fig. 6.1. The equivalent generator impedance
Zeq is given in (6.6). The amplitudes of the line currents, and thus also the
amplitudes of the inverter phase currents, will remain fairly constant with a
change in angular frequency since both voltage and impedance change with
respect to frequency. However, at low angular frequencies the relationship
does not hold and current is seen to decrease with frequency and voltage.
The generator inductance as seen at the stator terminals is approximated
as the sum of the two leakage inductances, Lls and Llr. The approximation is
valid since the magnetising inductance Lm, connected in parallel with the rotor
leakage inductance Llr, is 20 times larger than the rotor leakage inductance
and will thus have a negligible eﬀect on the total generator inductance as seen
from the stator terminals. The approximate generator inductance Lg is thus
calculated from the machine parameters, derived in Chapter 5, as
Lg =
Xls +Xls
ωs0
=
6.6
2pi50
= 21 mH, (6.14)
where ωs0 is the rated angular generator velocity. The inductance is seen to
be very large. Since current is equal to the time integral of the applied volt-
age divided by the inductance, the generator will produce a sinusoidal phase
current with a small ripple component as shown in Fig 6.7. From simulation,
the maximum current ripple is observed to occur when the duty cycle is 50 %,
and has a peak-to-peak value of 0.155 A at a switching frequency of 20 kHz.
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Figure 6.7: Instantaneous line current.
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From the line currents the equivalent inverter phase currents shown in Fig. 6.1
are calculated as
iu = ic − ia, (6.15)
iv = ia − ib, (6.16)
and
iw = ib − ic. (6.17)
The amplitudes of the fundamental phase currents are
√
3 times larger than
that of the fundamental line currents and lags the line currents by 30 degrees.
The inverter phase current ripple will thus also increase by
√
3 to a peak-to-
peak value of 0.22 A. The currents through the switches and diodes do in fact
have a small ripple component, but this is negligible for the purpose of loss
calculations.
6.1.2 IGBT Power Loss and Heat Sink Design
The IGBT module used is the FS30R06W1E3 module from Inﬁneon. Table 6.1
shows the characteristic values of the chosen IGBT module.
Table 6.1: FS30R06W1E3 IGBT module parameter values.
Parameter Description Value
VCES Maximum collector-emitter voltage 600 V
ICnom Maximum continuous dc collector current 30 A
ICRM Maximum repetitive peak collector current 60 A
VGES Maximum gate-emitter peak voltage ±20 V
VCE(on) Collector-emitter saturation voltage 1.25 V
ton Turn-on (rise) time 28 ns
toff Turn-oﬀ (fall) time 165 ns
Rθjc Thermal resistance, junction to case 0.9°C/W
Rθcs Thermal resistance, case to sink 0.85°C/W
VF Forward diode voltage 1.23 V
The inverter phase currents iu, iv and iw are of sinusoidal form with a ripple
component superimposed on them as described previously. For loss calcula-
tions the approximation is made that these currents are pure sinusoids. The
phase currents are out of phase with the fundamental frequency of the phase
voltages vu, vv and vw as explained. The time period for one complete current
or voltage sine wave is denoted T1.
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Similarly as with the MOSFET power losses, the IGBTs also have conduction,
switching and diode losses. A sinusoidal current is positive and negative for
the same duration of time; hence the switching losses in all six switches are
identical. The losses are calculated for switch S1. The currents through the
IGBT and diode of S1 are seen in Fig. 6.4. As described before, during the
positive half-cycle of the fundamental phase current iuf , most of the current
will ﬂow from the generator towards the dc bus through the forward biased
diode D1. Alternatively, current will ﬂow through the IGBT of S2 when it
is on. During the negative half-cycle of iuf while S1 is on, current will ﬂow
through the IGBT of S1, otherwise current will ﬂow through the diode D2.
First consider the conduction losses. In order for an IGBT to conduct cur-
rent it needs an on-voltage across the collector and emitter terminals referred
to as Vce(on) or Von. The average power dissipated in the IGBT of switch S1
over a single period T1 is given by [11]
Pcond = VonIs1, (6.18)
where Is1 is the average current through the IGBT of S1. The average current
is calculated from the fundamental phase current through S1 as well as the
duty cycle of switch S1. The fundamental phase current iuf is deﬁned in (6.7)
and repeated here for convenience:
iuf = Ipcos(ωs1t+ φ) = Ipcos(θ + φ), (6.19)
where Ip is the amplitude of the fundamental phase current and ωs1 is the
angular frequency of each of the modulator reference voltages. The angle φ
denotes the phase angle and was calculated in (6.6) as 36.38°. Both the ampli-
tude of the fundamental phase current Ip and the phase angle φ will remain
fairly constant with respect to the angular frequency, except at low angular
frequencies, where the phase angle will increase (resulting in a decreased power
factor) to a maximum of 180°, at which point the generator acts as a motor.
Similarly the current amplitude Ip will decrease to 0 A due to the fundamental
phase voltages decreasing with frequency. The loss calculations are performed
for the worst case scenario, hence current Ip is at a maximum (15 A) and the
phase angle is at 36.38°.
Figure 6.8 shows a detailed graph of the current through the IGBT of switch
S1 over three switching periods. During the on-time of each switching period
Ts, the current is1 is assumed constant as shown in red in Fig. 6.8, but the
amplitude at each switching period will vary [31]. By using a Riemann sum
approximation the area of the waveform shown in Fig. 6.8 can be calculated.
When divided by the time period T1, this results in the average current Is1
such that
Is1 ≈ 1
T1
N∑
i=1
d1Ipcos(ωs1ti + φ)Ts, (6.20)
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Figure 6.8: Average switching current approximation taken from [31].
where the duty cycle d1 of switch S1 is given in (6.8). By expanding (6.20) into
integral form and also substituting ωs1t for the angle θ, the average current
over one angular rotation of 2pi can be calculated. The lower and upper limits
of the integral are derived from Fig. 6.4 which shows current only ﬂows through
the IGBT of S1 when ωs1t is between pi2 −φ and 3pi2 −φ radians. With positive
current deﬁned as ﬂowing into the dc bus, the average current Is1 is calculated
as
Is1 = − 1
2pi
∫ 3pi
2
−φ
pi
2
−φ
1
2
[1 +macos(θ)] Ipcos(θ + φ)dθ
= − Ip
4pi
∫ 3pi
2
−φ
pi
2
−φ
[cos(θ + φ) +macos(θ)cos(θ + φ)] dθ
= − Ip
4pi
∫ 3pi
2
−φ
pi
2
−φ
[
cos(θ + φ) +
ma
2
cos(2θ + φ) +
ma
2
cos(−φ)
]
dθ
=
Ip
2pi
− Ipma
8
cos(φ)
= 1.13 A.
(6.21)
The modulation index ma is deﬁned in (6.3). The maximum rated machine
current of 15 A was used for Ip. From (6.18) and with Von given as 1.25 V
in Table 6.1, the average conduction losses for switch S1 was calculated as
1.41 W.
The switching losses are due to the small amount of time during which
there is current through as well as voltage across the IGBT when it changes
state, either from on to oﬀ or from oﬀ to on. These time periods are deﬁned
as ton and toff respectively. With reference to Fig. 6.4, the switching losses in
the IGBT of S1 during one angular rotation ws1 are approximated by [31]
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Pswitch ≈ 1
T1
N∑
i=1
1
2
Vdc(pp)Ipcos(ωs1ti + φ)(ton + toff )
=
Vdc(pp)Ip
2T1Ts
(ton + toff )
N∑
i=1
cos(ωs1ti + φ)Ts
≈ Vdc(pp)Ip
4piTs
(ton + toff )
[
−
∫ 3pi
2
−φ
pi
2
−φ
cos(θ + φ)dθ
]
=
Vdc(pp)Ip
2piTs
(ton + toff )
= 3.27 W,
(6.22)
where the peak-to-peak dc bus voltage Vdc(pp) is 355 V and the switching fre-
quency fs is 20 kHz.
When switch S1 is oﬀ and the fundamental phase current iuf is negative,
current will ﬂow through the diode of S2. With reference to Fig. 6.4 and from
(6.19) and (6.21), the average current Id2 is calculated during the negative
half-cycle of iuf as
Id2 = −iuf − Is1
= − 1
2pi
[∫ 3pi
2
−φ
pi
2
−φ
Iscos(θ + φ)dθ
]
− Is1
=
Is
pi
− Is1
= 3.64 A.
(6.23)
The average conduction loss through diode D2 is given by
PD2 = VF Id2 = 4.48 W, (6.24)
where VF is the diode forward voltage given in Table 6.1 as 1.23 V. The total
power loss through one diode and one IGBT during T1 is thus
Ptot = Pcond + Pswitch + PD2 = 9.16 W. (6.25)
The total power dissipated in each of the other diodes and IGBTs of the
inverter is equal to the power dissipated in the IGBT of S1 and the diode
of S2, respectively. The total power loss inside the complete IGBT module is
thus given by
Pmod = 6Ptot = 54.96 W. (6.26)
The heat generated by the IGBT module due to the power loss Pmod is dissi-
pated with the help of a heat sink. The rise in junction temperature due to
the losses is given in (3.32) and repeated here for convenience:
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∆Tj = PT (Rθjc +Rθcs +Rθsa) . (6.27)
The junction temperature is permitted to rise to a maximum of 150°C. Ab-
solute worst case ambient temperature is assumed to be 40°C, therefore ∆Tj
= 110°C. From the IGBT module's datasheet the junction-to-case Rθjc and
case-to-sink Rθcs thermal resistances are given as 0.9°C/W and 0.85°C/W re-
spectively. From (6.26) and (6.27) the sink-to-ambient thermal resistance Rθsa
is required to be 0.251°C/W in order to keep ∆Tj below 110°C. A 150 mm
by 210 mm MeccAL aluminium heat sink was available for this project. From
the datasheet the sink-to-ambient thermal resistance is given as 0.15°C/W at
an airﬂow rate of approximately 5 m/s. Airﬂow is provided by a small 12 V
brushless dc fan mounted on the side of the heat sink. Thus
∆Tj = 54.96(0.9 + 0.85 + 0.15) = 104
◦, (6.28)
and the maximum allowed ambient temperature is thus 46°C. In the case of
the chosen IGBT module the junction-to-ambient temperature is rather high.
This is due to the junction-to-case and case-to-sink thermal resistances that are
themselves high, due to the small size (and thus surface area) of the module.
6.1.3 Over-Temperature Protection
The IGBT module is equipped with a negative temperature coeﬃcient (NTC)
thermistor which can be used to detect over-temperature conditions. The tem-
perature sensor is located on the case of the IGBT module. The circuit shown
in Fig. 6.9 is used to detect the temperature of the IGBT module. A voltage
divider circuit is used to obtain a voltage corresponding to the resistance of
the thermistor, which is a function of the IGBT module's temperature.
Vcc
Rθ
dsPIC
A/D
Rd D1
Ve
FaultVe
R1
Figure 6.9: Temperature sensing circuit for the IGBT module.
At a case temperature of 100°C (equating to a junction temperature of 150°C),
the thermistor Rθ has a value of 493 Ω with a deviation of ±5 % as indicated in
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the IGBT module's datasheet. The recommended maximum power dissipation
inside the NTC thermistor is Pmax = 9.6 mW. The maximum current is thus
Imax =
√
Pmax
R100
= 3.74 mA. (6.29)
The supply voltage Vcc for the circuit is chosen as 5 V and henceR1 is calculated
as
R1 =
Vcc
Imax
−R100 = 843 Ω. (6.30)
A 1 kΩ resistor was used for R1. The voltage at the output of the voltage
divider circuit is 3.35 V for an IGBT module temperature of 100°C. The output
of the voltage divider is fed into one of the dsPIC's 12-bit analog-to-digital
converter (ADC) inputs. The dsPIC used as part of the inverter controller is
thus also used to perform functions related to the protection of the inverter
circuit and general housekeeping tasks.
The dsPIC is programmed to produce an ADC interrupt every 0.8 ms.
Inside the interrupt subroutine the ADC's value is compared with the decimal
value of 2744 which corresponds to 3.35 V. If the ADC's value is smaller than
2744, the interrupt is cleared and the dsPIC continues to function normally.
If however the value is bigger than 2744, a 5 V error signal Ve is produced
at one of the dsPIC's digital outputs and a red LED is turned on indicating an
over-temperature condition occurred. Also, one of the dsPIC's digital output
lines referred to as the Fault line, is set low (0 V). The resistor Rd shown in
Fig. 6.9 has a value of 220 Ω and is used to limit the current through diode
D1 to less than 15 mA.
The six PWM signals (one for each IGBT) generated by the inverter control
circuitry each pass through a high-speed CMOS logic 2-input CD74HC08 AND
gate before feeding into an optocoupler located inside a gate driver IC. The
other input to the respective AND gates is an error signal generated by the
dsPIC Fault line. A block diagram of this circuit for one PWM channel is
shown in Fig. 6.10.
Control
Circuit
PWM
Signal
dsPIC
Fault
Signal
CD74HC08
Gate
Driver
Circuit
Switch
Figure 6.10: PWM signal and error signal integration.
Take for example switch S1. The controller generates a desired PWM switching
signal for S1. This PWM signal, along with the error signal, is passed through
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the two input AND gate. The output of the AND gate feeds the gate-drive
circuit used to turn switch S1 on and oﬀ. If the error signal is low, meaning
a fault condition exists, then the output of the AND gate will remain low.
Hence, the signal that is sent to the gate driver is also low, leaving switch
S1 in an oﬀ state. Consequently if the error signal is high, meaning there is
no fault condition, the PWM signal is passed through the AND gate to the
gate-drive circuit, enabling the desired controller switching action of S1.
The same error signal is fed into all six AND gates, thus if a fault condition
exists, all the switches are simultaneously switched oﬀ, setting the pole points
of the inverter into a high impedance state.
Since a high junction temperature is caused by the switching action, with
the switching action halted, the junction as well as case temperature will drop
below the fault threshold temperature. The LED powered by the dsPIC will
however not turn oﬀ if the case temperature drops below 100°C, nor will the
inverter start switching again. The dsPIC Fault line will remain low. The
dsPIC and controller circuity have to be restarted in order to clear the error
condition and resume normal switching action at the IGBT gates. This is
done purely for safety purposes and to ensure the cause of the fault condition
is dealt with.
To validate this safety feature a heatgun was used to heat the bottom
of the IGBT module casing (which is usually connected to the heat sink) to
above 100°C. The red LED was observed to turn on and the inverter switching
action terminated. Only once the circuit was restarted did the LED turn oﬀ
and the inverter resume its switching action. The temperature at which this
safety feature responded was measured by an infrared thermometer as roughly
100°C.
6.1.4 Isolated Gate-Drive Circuitry
The isolated gate-drive circuit used to communicate the switching signals to
the gate of each IGBT is similar to the gate-drive circuit used for the MOS-
FET switches described in Section 3.1.5. To provide isolation between the
control circuit and switches an IGBT gate-drive optocoupler IC is used. The
gate driver is powered by a small push-pull oscillator circuit with a toroidal
transformer and two fast rectiﬁer diodes, identical to the circuit used in Sec-
tion 3.1.5. The supply voltage to the oscillator circuit is however changed to
15 V and the transformer ratio to 10:11. The gate driver IC supply voltage is
thus 16.5 V.
The gate driver IC chosen is the ACPL-333J gate driver from Avago Tech-
nologies. It is speciﬁcally designed as an IGBT gate-drive optocoupler equipped
with integrated (Vce) desaturation detection and feedback, undervoltage lock-
out and active Miller clamping [35]. The characteristic values of the gate driver
are given in Table 6.2.
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Table 6.2: ACPL-333J gate driver characteristic values.
Parameter Description Value
VCC2 Positive supply voltage range 15-30 V
IO Maximum peak output current 2.5 A
VIORM Maximum working insulation voltage 1414 V
VUV LO Undervoltage lockout threshold 11.6 V
VDESAT Desaturation detection threshold 7 V
IM Maximum active Miller clamp current 1.7 A
tp Maximum propagation delay time 250 ns
CM Common mode transient immunity 50 kV/µs
The maximum voltage across one of the IGBT switches is the rail-to-rail bus
voltage of 355 V. The turn-on time of the switches is given as 28 ns and the
turn-oﬀ time as 165 ns in Table 6.1. The turn-on time is signiﬁcantly faster
than the turn-oﬀ time; hence the maximum rate of change of IGBT voltage
occurs when the switch is turned on where
dV
dt
=
Vmax
ton
= 12.7 kV/µs. (6.31)
The dV/dt rating of the gate driver is thus suﬃcient to support the switching
action of the IGBTs, since the gate driver is rated to withstand 50 kV/µs.
ACPL-333J
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Vout
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Figure 6.11: Block diagram of the IGBT gate-drive circuit.
A block diagram of the isolated gate-drive circuit is shown in Fig. 6.11. Dur-
ing normal operation the PWM signal from the control circuit is fed through
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resistor Rp into the anode of the light emitting diode located inside the gate
driver's optocoupler which then controls the output voltage Vout (as either high
or low). The resistor Rp is chosen as 470 Ω. At the same time the desatura-
tion detection circuitry is continuously monitored and the Fault line output
voltage is high.
Once the desaturation detection picks up a Vce value of more than 7 V it
triggers a fault condition, during which time the output voltage Vout is reduced
to zero. This allows the switch to be turned oﬀ softly and prevent large di/dt
induced voltage spikes. The internal fault feedback is activated which changes
the Fault line voltage from high to low in order to notify the control circuit.
The PWM signal from the control circuit is ignored during the fault period.
After a ﬁxed period of approximately 26 µs the fault pin is reset and normal
operation will continue unless Vce is still larger than 7 V.
The fault feedback is given as a digital input to the dsPIC digital sig-
nal processor. Similarly as with an over-temperature fault, a yellow LED is
switched on indicating an overcurrent fault occurred at one or more of the
IGBT switches. The dsPIC output Fault line is set low and the same se-
quence of events will follow as described in the previous subsection. Essentially
all switching action is stopped and the inverter is shut down. Again the circuit
is required to restart before the dsPIC Fault line will change to a high state,
allowing the switching action to resume and for the yellow LED to turn oﬀ.
The output of the gate driver is controlled by the PWM control signal,
the protection circuitry, the desaturation detection circuitry as well as by the
undervoltage lockout protection. If the voltage supplied by the oscillator circuit
to the gate driver is less than 11.6 V, Vout is not allowed to go high due to
the undervoltage lockout feature of the gate driver. Once the supply voltage
is again greater than the threshold voltage, the output is allowed to go high.
This feature protects the gate driver and the switch if the oscillator circuit
were to fail.
The active Miller clamp capability allows the use of a positive supply volt-
age only for the gate driver, while still controlling the Miller current during
high dV/dt transients. When the IGBT is switched oﬀ the gate voltage is
monitored. The clamp circuitry is only activated when the gate voltage drops
below 2 V, providing a low impedance path to sink the Miller current quickly.
The clamp is released as soon as the next optocoupler LED trigger from the
control circuit is received.
To ensure the maximum output current the gate driver can supply is not
exceeded, the gate resistor Rg shown in Fig.6.11 is required to have a minimum
value of
Rg(min) =
Vcc2
IO
=
16.5
2.5
= 6.6 Ω. (6.32)
The ﬁnal value for Rg was chosen as 10 Ω, thus limiting the output current to
1.65 A. To clamp the output voltage Vout at Vcc2 (16.5 V) a pull-down resistor
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is required and is recommended in the datasheet to sink 650 µA of current
while the output is high. The pull-down resistor is calculated as RPD = 16.50.65
= 25.4 kΩ. The ﬁnal value for the pull-down resistor was chosen as 27 kΩ.
The Fault output is connected internally within the gate driver to the
collector of a BJT. A passive pull-up resistor RF is thus required and the
recommended value is given as 2.1 kΩ. A 2.2 kΩ resistor was used for RF .
Along with the pull-up resistor, a 1 nF ﬁltering capacitor CF is recommended
between Fault and Vs thus CF was chosen as 1 nF.
As seen in Fig. 6.11 the desaturation detection circuit requires components
Rb, Cb, D1 and Z1 to be connected externally from the gate driver to function
correctly. The desaturation detection is internally set to trigger when Vce
equals 7 V, but for the chosen IGBT module this value is too high. At a Vce
value of approximately 1.7 V the collector current will already reach a value of
around 25 A. Since the peak current through the inverter switches will never
exceed 15 A, the desaturation protection is chosen to trigger at Vce = 1.7 V.
To achieve this a 3.9 V zener diode denoted by Z1 in Fig. 6.11 was placed in
series with D1, a BYV26EGP ultrafast diode with a forward voltage of 1.4 V.
The values for Rb and Cb are speciﬁed in the datasheet as 100 Ω and
100 pF respectively. Resistor Rb is simply used as a protection resistor to limit
the current from the gate driver such that it will not damage the IC. The
desaturation fault detection circuitry is designed to stop any fault feedback
once the IGBT switches on for a short period of time, to allow the Vce value to
fall below the threshold value. This time period can be adjusted by changing
Cb. With Cb = 100 pF the blanking time is 2.7 µs.
6.1.5 Overvoltage Protection
The dc bus voltage is regulated by the dc-dc converter circuit. There are
only two probable situations which will cause the dc bus voltage to exceed the
nominal voltage of 355 V rail-to-rail. For both cases it is assumed there is no
load connected to drain the bus voltage.
The bus voltage will rise if the current ﬂowing from the generator into
the dc bus is greater than the maximum current that each dc-dc converter is
permitted to conduct. This occurs at a mean dc bus current of 6.857 A. The
additional current will ﬂow into the capacitors thus charging them to a value
higher than the nominal voltage. A value of 6.857 A corresponds to an average
inductor current of 10 A which is the current limit for charging the batteries
as given in the battery datasheet. Since the mean bus current is regulated by
the inverter circuit, it should never exceed an average current of 5.7 A unless
the control circuit fails.
Secondly, the dc bus voltage will rise if the converter circuit is switched oﬀ
while the generator is still supplying power to the dc bus. If the converter or
batteries are disconnected there is nothing to sink the dc bus current except
for the bus capacitors. They will continue to charge until they reach voltages
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higher than what they are rated to operate at. In order to protect the capac-
itors as well as the other high voltage components such as the MOSFETs and
IGBTs, overvoltage protection was added to the inverter control circuit.
The dc bus voltage is monitored and a scaled version of the bus voltage is
fed into a comparator. If the bus voltage exceeds 365 V, which is 5 V higher
than the allowed operating range, the comparator output changes from a high
(5 V) to a low (0 V) state. The output of the comparator connects to one of
the digital input lines on the dsPIC as well as directly to the AND gates used
for sending the switching signals to the optocoupler inside the gate driver IC.
The switching action is thus stopped immediately after the overvoltage fault
occurred. The dsPIC ensures the fault is detected and keeps the digital output
fault line low until the control circuit is reset.
6.2 PWM Controller Design
A block diagram of the proposed PWM control circuit is shown in Fig. 6.12.
A double control loop approach is followed with an inner and outer control
loop. The inner loop functions to control the amount of current ﬂowing from
the inverter into the dc bus, while the outer control loop regulates the battery
voltage of the converter. The inner current control loop measures and compares
the mean dc bus current with the set-point voltage vseti generated by the outer
voltage control loop, where one volt at vseti corresponds to 1.14 A of current
supplied by the generator to the dc bus. The set-point vseti is dependant upon
the state of charge of the converter's batteries as determined by the voltage
control loop.
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Figure 6.12: Block diagram of the inverter control circuit.
The battery voltage set-point Vbat
∗ is a constant corresponding to 272 V. The
resulting individual battery potential is 13.6 V for each of the twenty lead-acid
batteries connected to the converter circuit.
As seen from Fig. 6.12, the current set-point vseti, generated by the voltage
control loop, is limited to between 0 V and 5 V such that the average dc bus
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current is limited to a minimum of 0 A (to ensure the induction machine never
operates continuously as a motor) and a maximum of 5.7 A.
The magnitude of the control signal vcs generated by the current controller,
as seen in Fig. 6.12, is also limited to 5 V since it feeds into an analog input
pin on the dsPIC DSP. The generator shaft speed is measured and also given
as an input to the dsPIC. Inside the dsPIC the magnitude of the control signal
is scaled according to the angular speed of the generator shaft to ensure a
constant Volt/Hz ratio is maintained.
The dsPIC is responsible for producing the sinusoidal reference waveforms
that are compared with the triangular carrier waveform to generate the re-
quired PWM switching signals for the six IGBTs. In Fig. 6.12 the PWM
generation circuit is denoted as the modulator circuit and will be described in
more detail in the subsections to follow.
Both the voltage and current controllers are designed using frequency do-
main analysis. The necessary time domain equations are derived to obtain the
frequency domain equations by using the Laplace transform. The time domain
simulations are only presented in the next chapter alongside the measured test
results for comparison purposes.
6.2.1 Inverter Plant
The plant portion of the inverter circuit is shown in Fig. 6.13. It is used to
identify the relationship between the generator line voltages and the current
ﬂowing into the dc bus. The inverter phase voltages, and hence also the gener-
ator line voltages, are controlled by the switching action of the IGBTs dictated
by the current control loop.
The approximation is made that the instantaneous power ﬂowing into the
dc bus equals the instantaneous power ﬂowing out of the generator, hence the
switching and conduction losses are not taken into account. The dc bus current
is related to either the inverter phase voltages and currents or the generator
line voltages and currents, since the total instantaneous power from the in-
verter phase voltages and currents must equal the total instantaneous power
from the generator line voltages and currents. With reference to Fig. 6.13 the
instantaneous power ﬂowing into the dc bus is given by [11]
Vdc(pp)idc = vaia + vbib + vcic, (6.33)
where Vdc(pp) is the converter regulated dc bus voltage of 355 V and idc is the
time-varying dc bus current. The line currents are sinusoidal with a small rip-
ple component superimposed on them and can thus be viewed as pure sinusoids
with only the fundamental components present.
The triangular carrier waveform's switching frequency is much larger than
the fundamental frequency of the line voltages, resulting in a large frequency
modulation ratio. The amplitudes of the subharmonics will thus be very small
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Figure 6.13: Bidirectional inverter circuit.
and it can be approximated that only the fundamental frequency component of
the line voltages will contribute towards the instantaneous power generated by
the induction machine [11]. With the line voltages and currents approximated
as fundamental line voltages and currents, (6.33) reduces to
idc =
2Vs(rms)Is(rms)
Vdc(pp)
[cos(ωs1t)cos(ωs1t+ φ)
+ cos(ωs1t− 120◦)cos(ωs1t− 120◦ + φ)
+ cos(ωs1t+ 120
◦)cos(ωs1t+ 120◦ + φ)]
=
3Vs(rms)Is(rms)
Vdc(pp)
cosφ,
(6.34)
where Vs(rms) and Is(rms) are the rms values of the fundamental line voltages
and currents, respectively. The angle φ denotes the power factor angle as
described earlier. The rms values of the generator line voltages and currents
are related by the equivalent generator impedance Zeq such that
Is(rms) =
Vs(rms)
|Zeq| , (6.35)
where |Zeq| is the magnitude of the equivalent generator impedance given in
(5.17). Recall the amplitudes, and therefore also the rms values of the fun-
damental line voltages, are varied in proportion to the angular frequency of
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the fundamental waveforms in order to maintain constant rms ﬂux within the
generator core. The impedance Zeq is also frequency dependant and thus from
(6.35) the rms value of the line currents will remain fairly constant. At low
frequencies (below 20 Hz) the real component of the impedance dominates the
imaginary component that varies with frequency and hence Is(rms) will change
with Vs(rms).
The control circuit is designed for the worst case scenario and thus Is(rms)
is assumed constant and equal to the maximum delta connected rms current
given in the machine datasheet as 6.07 A for the frequency domain analysis.
The phase angle φ with respect to the generator frequency is shown in
Fig. 6.14 and was calculated using the equivalent generator model derived in
Chapter 5. The phase angle is seen to remain fairly constant at frequencies
above 25 Hz. The generator will only be allowed to operate at frequencies
above 7 Hz since it draws instead of delivers current at lower frequencies. The
angle φ is assumed constant and equal to 36.38° as calculated from (6.6) for
the frequency domain analysis.
10 20 30 40 50 60 70 80
0
45
90
135
180
Frequency (Hz)
φ
(d
eg
)
Figure 6.14: Phase angle over generator operating frequency range.
The Laplace transform of the (6.34) yields
Idc(s) =
3Is(rms)
Vdc(pp)
cosφVs(s), (6.36)
where Vs(s) is the rms line voltage of the generator that varies with frequency.
The transfer function of the inverter plant Gp(s), describing the average dc
bus current as a function of the rms line voltage, is thus given by
Gp(s) =
Idc(s)
Vs(s)
=
3Is(rms)
Vdc(pp)
cosφ. (6.37)
The plant portion of the inverter is thus combined with the machine model
shown in Fig. 6.12.
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6.2.2 Digital Signal Processor Interfacing
The main function of the dsPIC is to assist with the control of the inverter
switches. It is also used alongside protection circuitry as mentioned throughout
this chapter. The 30F4013 dsPIC from Microchip was chosen for its DSP
capabilities and functionality. The parameters of the dsPIC is summarised in
Table. 6.3.
Table 6.3: Parameter values of the dsPIC30F4013 DSP.
Parameter Value
Architecture 16-bit
CPU speed 30 MIPS
Program memory 48 KB
RAM 2048 B
EEPROM 1024 B
Operating voltage 2.5 V to 5.5 V
Operating temperature -40°C to 125°C
Pin count 40
Input/output pins 30
Communication peripherals 2 UART, 1 SPI, 1 I2C
Analog peripherals 1-ADC, 13 x 12-bit at 200 ksps
Timers 5 x 16-bit, 2 x 32-bit
The dsPIC is operated at 5 V and 10 MHz. An external 10 MHz crystal
oscillator was used to generate the internal 10 MHz clock. The dsPIC was
programmed using a dsPICDEM 2 development board and an MPLAB ICD2
in-circuit debugger.
The generator is driven by an identical induction motor controlled by a
commercial oﬀ-the-shelf variable-speed drive system to simulate airﬂow through
a turbine that would otherwise apply torque to the generator shaft. Due to the
large moment of inertia, the speed at which the generator shaft is turning will
not change rapidly; hence vector control is not required. The stator voltages
are controlled as a function of the dc bus current, but Volt/Hertz control is
also included inside the inner control loop using the dsPIC to ensure the ma-
chine's magnetic rms ﬂux stays constant. The detailed operation of the dsPIC
is described in this section.
The current controller produces a control signal vcs which feeds into one of
the 12-bit ADC channels on the dsPIC. The dsPIC is operated at 5 V, hence
the maximum allowed voltage at any of the input pins is also 5 V. The control
signal vcs is limited to between 0 V and 5 V by means of an active clamp
circuit identical to the circuit used for limiting current and voltage inside the
converter as described in Section 3.2.4.
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To determine the shaft speed of the generator a magnetic pick-up sensor was
used. The functioning of the magnetic pick-up circuit is demonstrated in
Fig. 6.15. The magnetic pick-up consists of a small permanent magnet and a
coil wound around the magnet. The permanent magnet establishes a magnetic
ﬁeld that couples to the coil. When a ferromagnetic material passes in close
proximity to the magnet, the magnetic ﬁeld is displaced about the coil. Thus,
by Faraday's law, a voltage is induced in the winding. The output voltage is
proportional to the strength and rate of change of the magnetic ﬁeld coupled
to the winding.
Magnetic Pickup
N S
V1
V2
Shaft Coupling
ωr
Figure 6.15: Shaft coupling with magnetic pick-up for speed feedback.
The shaft coupling, connecting the generator and motor shafts, was used as the
ferromagnetic object, as shown in Fig 6.15. Six holes with a diameter of 14 mm
each, separated exactly 60° from each other, were drilled 10 mm deep into the
circular shaft coupling. The magnetic pick-up was mounted approximately
2 mm away from the shaft. One complete rotation thus produces 6 voltage
pulses between the two output terminals V1 and V2.
The output signal of the magnetic pick-up is processed using the circuit
shown in Fig. 6.16. The coil wound around the permanent magnet can be
represented as an inductor L in series with a resistor R. The output voltage
pulses are ﬁrst passed through an operational ampliﬁer with a gain of approxi-
mately 3 to amplify the speed feedback signal. Once the output of the op-amp
exceeds 0.45 V, the LM311 comparator changes from a high (5 V) to a low
(0 V) state. Even if the shaft is turning at very low speeds, the output voltage
will exceed 0.45 V and thus generate a state-change at the comparator output.
Positive feedback is added to provide hysteresis which ensures that no false
state changes occur.
The output of the comparator is fed into one of the dedicated external
interrupt pins on the dsPIC. The interrupt will trigger an interrupt subroutine
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Figure 6.16: Magnetic pick-up interfacing with the dsPIC.
on every falling edge of the comparator output voltage vmp. The values of the
components used in Fig. 6.16 are given in Table 6.4
Table 6.4: Component values for the magnetic pick-up and dsPIC interfacing
circuit.
Component Value
L 350 mH
R 580 Ω
Ri 3.3 kΩ
Rf 10 kΩ
R1 10 kΩ
R2 1 kΩ
Rfb 22 kΩ
Rpu 1.8 kΩ
One of the dsPIC's two 32-bit timers is used to count the time interval between
interrupts generated by the magnetic pick-up circuit. As soon as the ﬁrst
magnetic pick-up is received the timer is reset and starts counting from zero.
One count is added every 100 ns since the timer is set to run at the internal
10 MHz clock speed of the processor. Once the second interrupt is received,
the timer value is stored in memory and thereafter the timer is reset to once
again start counting from zero. The value that is stored in memory is used to
calculate the frequency of the generator shaft since
f =
Fc
6CT
, (6.38)
where f is the shaft frequency measured in Hertz, CT is the timer value stored
in memory and Fc is the clock frequency of 10 MHz. The factor 16 is present
due to the magnetic pick-up producing six interrupts during one complete
shaft rotation. The measured shaft frequency f is further divided by a base
frequency fb of 65 Hz to generate a scaling factor Kc. A base frequency of
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65 Hz was chosen to avoid saturation currents when the generator is operated
at a slip of -5.47 %. The scaling factor scales the control signal vcs to ensure the
generator is always operated at constant ﬂux, thus the maximum amplitude Vc
of the dsPIC and DAC output modulator reference waveforms are calculated
as
Vc =
f
fb
vcs = Kcvcs. (6.39)
If the measured frequency of the generator is less than 7 Hz, the control signal
vcs is gradually reduced to zero inside the dsPIC since the machine simulation
predicted the generator is only able to supply power when operating at a
frequency above 7 Hz. Below 7 Hz the generator will actually draw power
from the dc bus to keep it running when operated at a slip of -5.47 %.
Similarly, the control signal vcs is reduced to zero inside the dsPIC when
the measured shaft frequency exceeds 75 Hz (4500 rpm), which is the speciﬁed
maximum operating frequency of generator system. When the generator is
running at either under 7 Hz or above 75 Hz an orange LED is switched on,
visually indicating the generator shaft speed is out of range. When the control
signal vcs reaches zero the switches are all switching at a constant duty cycle
of 50 % and the amplitudes of the fundamental phase voltages applied to the
generator stator terminals are also zero. No power will thus be transferred
between the generator and the dc bus.
The orange LED switch oﬀ once the shaft speed is again within the speciﬁed
range. At the same time the control voltage is gradually increased to the
desired value.
In order to generate the required PWM signals, three 120° separated si-
nusoids have to be compared with the 20 kHz triangular carrier waveform as
explained in the previous section. The dsPIC is used to generate these three si-
nusoidal modulator reference waveforms using a look-up table (LUT) approach
similar to the approach followed in [44] and [45] where a part of the sinusoid
is pre-computed and stored in the memory of the processor used, thus forming
a binary LUT.
The maximum resolution of the sine wave generated within the dsPIC is
chosen as 12 bits, where the 12th bit is used to indicate the polarity of the
sinusoid as either positive or negative. The sampling speed of the sine wave was
chosen as 128 samples per 60°. The sine wave was modelled using MATLAB
where the amplitude of the sine wave peaked at 2047 corresponding to the
available 11-bit magnitude inside the dsPIC.
Since the induction generator is designed to function at a slip of -5.47 %,
the number of samples during 60 degrees of rotation is 128
0.948
= 135 samples. To
simplify the look-up process inside the dsPIC, the entire positive half of the
sine wave generated in MATLAB was stored in the EEPROM. The EEPROM
thus contain 135× 3 = 405 samples where each sample is represented using 2
bytes.
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The three sinusoidal modulator reference waveforms vru, vrv and vrw generated
by the dsPIC, are shown in Fig. 6.17. Each have their own LUT pointer. The
amplitudes of the modulator reference waveforms are equal and denoted Vc,
as deﬁned in (6.1) for vru. At a sample speed of 128 samples per every 60°,
the counter value CT is divided by 128 to produce a timer limit LT for a
16-bit timer. Each time the 16-bit timer reaches the limit LT an interrupt
is generated and the three pointers are all incremented to point to the next
corresponding value inside the LUT.
vcs
vmp
dsPIC
30F4013
vrv
vru
vrw
Figure 6.17: Three-phase reference waveform generation with the dsPIC.
The LUT value is then manipulated such that the 12th bit is set high if the
sinusoid is negative. Also the scaling factor Kc is used to scale the magnitude
of the LUT value (and thus also scale the magnitude of the sinusoid) according
to the value read in by the ADC for vcs and the speed of the generator shaft.
The dsPIC was programmed in assembly language using the MPLAB ed-
itor. Assembly was chosen instead of the C programming language to have
precise control over the number of instruction cycles that occur after the mag-
netic pick-up produces an interrupt. This ensures the correct timer value is
stored in memory and allows for a more accurate shaft speed calculation.
The three manipulated LUT values are communicated to a 12-bit AD7398
digital-to-analog converter (DAC) using the serial peripheral interface (SPI)
protocol. The DAC outputs three modulator reference sinusoids, each with a
maximum amplitude of 2.5 V and a dc oﬀset of 2.5 V. The dc oﬀset is removed
and a gain of two is added using a diﬀerential LF353 operational ampliﬁer. The
three resulting modulator reference waveforms, with a maximum amplitude
Vc of 5 V, are used for comparison with the triangular carrier waveform to
generate the PWM switching signals using high-speed AD790JN comparators
from Analog Devices.
The complete circuit diagram containing the dsPIC, DAC and magnetic
pick-up interface circuit is given in Appendix A.2.2. A small PCB containing
these circuit components is mounted on top of the analog control PCB. Both
PCBs are given in Appendix B.2.2.
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6.2.3 Current Control Loop
The current control loop, shown in Fig. 6.18, functions to control the mean
dc bus current by controlling the switching action of the IGBTs using both
analog and digital circuitry. Essentially the controlling of the switches allows
the amount of power generated by the induction machine to be controlled,
and since the dc bus voltage is assumed constant, the dc bus current is thus
controlled. The digital part of the controller was already described in the
previous subsection along with the PWM signal generation.
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Figure 6.18: DC bus current control loop block diagram.
In Fig. 6.18 Gp(s) denotes the transfer function of the inverter plant portion
derived in (6.37) and the transfer function H(s) denotes the current sensing
feedback circuit. The current control loop's compensation ampliﬁer is de-
scribed by the transfer function Gc(s).
The transfer function P (s) shown in Fig. 6.18 is a third order Padé approx-
imation [46] used to approximate the various time delays within the current
control loop as a time-continuous function for frequency domain analysis. The
time delays, mainly due to the dsPIC, can potentially cause system instabil-
ity and it is therefore important to include the time delays in the frequency
domain analysis. Note, a time delay introduces phase shift only and does not
aﬀect the magnitude of the control loop's response. The total control loop
time delay was overestimated as 1 ms. The Padé function within MATLAB
was used to model this time delay.
The scaling factor Kc used for the Volt/Hertz scaling within the dsPIC
(as detailed in the previous subsection) is also included in the current control
loop as shown in Fig. 6.18. The scaling factor has a maximum value of 1
and a minimum value of 0.11 (at a generator shaft frequency of 7 Hz). The
gain denoted Km in Fig. 6.18 is used to represent the modulator circuit and is
described in detail next.
A linear model of the PWM circuit is assumed, thus a linear relationship
exists between the sinusoidal modulator reference signals (vru,vrv and vrw) and
the fundamental inverter phase voltages (vuf ,vvf and vwf ). The rms voltage
Vs(rms) of the fundamental generator line voltages (vaf ,vbf and vcf ) is related
to the amplitude of the inverter phase voltages Vp by
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Vs(rms) =
√
3√
2
Vp. (6.40)
Substituting (6.4) and (6.2) into the above equation yields
Vs(rms) =
√
3
2
√
2
maVdc(pp)
=
√
3
2
√
2
(
Vc
Vr
)
Vdc(pp)
≈ 0.612Vdc(pp)
Vr
Vc,
(6.41)
where Vr is the amplitude of the triangular carrier waveform and Vc is dsPIC
scaled amplitude of the modulator reference voltages. The Laplace transform
of the above equation yields:
Vs(s) ≈ 0.612Vdc(pp)
Vr
Vc(s). (6.42)
With reference to Fig. 6.18, the frequency dependant rms line voltage Vs(s)
and modulator reference waveform amplitude Vc(s) are thus related by Km
where
Km =
Vs(s)
Vc(s)
=
0.612Vdc(pp)
Vr
. (6.43)
The dc bus current is measured using an ACS756 fully integrated Hall ef-
fect sensor from Allegro. The characteristics of the sensor is summarised in
Table 6.5.
Table 6.5: Allegro ACS756 Hall eﬀect sensor characteristics.
Characteristic Description Value
Vcc Supply voltage 5 V
Icc Supply current 10 mA
tPROP Propagation time 1 µs
Ip Primary Sampled Current ±50 A
SensTA Sensitivity 40 mV/A
ETOT Maximum total output error ±5 %
VISO Voltage Isolation 3 kV
TOP Ambient Operating Temperature -40°C to 125°C
At a sensitivity of 40 mV/A and a maximum dc bus current of 5.7 A, the
maximum output voltage is 0.228 V. The desired output voltage is 5 V for the
maximum dc bus current, hence a gain of 21.93 was required. The circuit used
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to convert the measured current into the equivalent desired voltage is shown
in Fig. 6.19. The component values for the current feedback circuit are given
in Table 6.6.
ACS756
GND
VCC
viout
Ip+
Ip−
5Vidc
−
+
LF353N
Ri
Rv
V5p
Rf
R1
R2 C1
−
+
R1
R2
C1
vfbi
Figure 6.19: DC bus current sensor feedback circuit.
Table 6.6: Component values for the current feedback circuit.
Component Value
V5p 5 V
Rv 10 kΩ
Ri 4.7 kΩ
Rf 10 kΩ
R1 3.3 kΩ
R2 36.3 kΩ
C1 100 nF
An LF353 operational ampliﬁer is used to provide the additional gain required.
The ﬁrst op-amp circuit is used to remove the 2.5 V dc oﬀset from the Hall
eﬀect sensor's output viout. The resistor Rv is a variable resistor to trim the
dc oﬀset in case of a small voltage oﬀset error at the sensor's output for a 0 A
measurement. The output voltage for the ﬁrst op-amp circuit is given by
vout =
Rf
Ri +Rv
(viout − V5p) + viout. (6.44)
The ratio between the feedback resistor Rf and the two input resistors Rv+Ri
should ideally equal one thus (6.45) becomes
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vout = 2viout − V5p. (6.45)
The input V5p is a precision 5 V reference source generated by a REF02 IC
from Analog Devices. With a dc oﬀset of 2.5 V at viout, the output voltage
vout has a gain of 2 with respect to the two input voltages viout and V5p.
The second op-amp circuit is a low pass ﬁlter with a transfer function of
L(s) =
Zf
Zi
=
R2
R1
(
1
1 + sC1R2
)
, (6.46)
and a corner frequency of
f1 =
1
2piC1R2
, (6.47)
which equals 43.84 Hz with the component values given in Table 6.6. The
low pass ﬁlter is used to remove the ripple component from the measured dc
bus current as well as provide a dc gain of 11. The transfer function for the
complete current feedback circuit shown in Fig. 6.19 is denoted H(s) and is
given by
H(s) =
Vfbi(s)
Idc(s)
=
2RcsR2
R1 (1 + sC1R2)
, (6.48)
where Rcs equals 40 mΩ and is used to include the 40 mV/A sensitivity of the
Hall eﬀect sensor. With reference to Fig. 6.18 the open-loop transfer function
of the current control loop Gol(s) is
Gol(s) = Gc(s)KcP (s)KmGp(s)H(s), (6.49)
and closed-loop transfer function Gcl(s) is
Gcl(s) =
Gc(s)KcP (s)KmGp(s)
1 +Gc(s)KcP (s)KmGp(s)H(s)
, (6.50)
where Gc(s) is the transfer function of the compensation ampliﬁer and Gp(s) is
the transfer function of the inverter plant derived in (6.37). The frequency do-
main analysis of Gol(s) with the dsPIC scaling factor Kc at its maximum value
of 1 is shown in Fig. 6.20, without the transfer function of the compensation
ampliﬁer present.
The magnitude plot shown in Fig. 6.20 has a corner frequency equal to f1
and rolls oﬀ at -20 db/decade thereafter. The bandwidth of the current control
loop without the compensation ampliﬁer present is determined from Fig. 6.20
to be 37.3 Hz. The phase plot indicates a large phase shift mainly due to the
third order Padé approximation of the time delay within the current control
loop.
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Figure 6.20: Bode plot of the open-loop response of the current control loop
without the compensator present.
The speed of the current control loop should ideally be lower than the lowest
operating speed of the generator (7 Hz) since the generator will inherently
react slowly to a change in the applied stator voltages.
−
+
vcs
R
vfbi
C
R
vseti
C
Figure 6.21: Active integrator compensation circuit.
In order to provide a theoretical inﬁnite gain at dc, an integrator is required
in the compensation ampliﬁer. The integrator will also lower the bandwidth
of the current control loop and is thus in itself an adequate compensation
ampliﬁer for the current control loop. The active integrator circuit is shown
in Fig. 6.21. The transfer function for the compensation ampliﬁer is given by
Gc(s) =
Vcs
Vseti − Vfbi =
1
sCR
. (6.51)
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The resistor R was chosen as 120 kΩ and the capacitor C as 1 µF. The op-amp
used is the LF353 JFET operational ampliﬁer from STMicroelectronics.
The frequency domain analysis of both the open- and closed-loop transfer
functions Gol(s) and Gcl(s) are shown in Fig. 6.22. The open-loop transfer
function is seen to have a unity gain crossover frequency of 1.74 Hz which
is within the desired range. The corresponding phase margin is measured as
87.1° and the open-loop response shows a -20 db/decade roll-oﬀ when it crosses
the zero dB line. The gain margin is determined from Fig. 6.22 as 39.6 dB.
With both a positive gain and phase margin the current control loop is shown
to be stable.
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Figure 6.22: Bode plot of the open-loop response of the complete current
control loop.
The closed-loop response shown in Fig. 6.22 has a dc gain of 1.135 dB corre-
sponding to a loop sensitivity of 1.14 A of dc bus current per volt of excitation
applied to the current set-point Vseti. At a maximum set-point voltage of 5 V
the corresponding dc bus current will rise to and settle at 5.7 A as designed
for.
Due to the large 1 µF capacitor used in the compensation ampliﬁer, integral
windup occurs. Recall the output of the compensator Vcs is limited to 5 V.
The integral windup will cause a large initial current overshoot in the dc bus
and will also lead to a slow settling time [47]. Since the current ﬂowing into the
batteries is current limited, a large current overshoot is undesirable, especially
if it will take a prolonged period of time to settle. To combat the integral
windup, a tracking back anti-windup scheme [41] is used. Figure 6.23 shows
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a block diagram of the tracking back scheme when using an integrator for the
compensation circuit.
Vseti Σ
+
−
Vfbi
Σ
+
−
Vaw
1
s
Ki
Limiter
Vcs
Σ
+ −
Ka
H(s) Idc
Figure 6.23: Tracking back anti-windup scheme with an integral controller.
The gain block labelled Ki in Fig. 6.23 is the integrating factor 1RC from (6.51),
while Ka is the anti-windup factor. The diﬀerence between the limited (satu-
rated) output and the unsaturated output of the integrator is fed back to the
input of the integrator after adding gain Ka to the signal, thus producing Vaw.
Although it is desirable to make Ka very large to reduce the integrator windup
quickly, it will also increase the settling time. Ideally the constant Ka should
be close to unity when using an integral compensation method [41]. By testing
the prototype circuit the optimal value for Ka was determined to be 1.27.
The anti-windup circuitry only aﬀects the controller when the integrator
output is higher or lower than the clamped output Vcs. When the integrator
output is within the desired operating range, the saturated and unsaturated
outputs are equal to each other and thus the diﬀerence between them is zero.
The voltage at Vaw is thus also zero and will have no eﬀect on the compensation
circuit.
6.2.4 Voltage Control Loop
The combined current and voltage control loops are shown in Fig. 6.24, where
the inner current control loop is enclosed by the outer voltage control loop.
The functioning of the current control loop was presented in the previous
subsection. The outer voltage control loop as shown in Fig. 6.24 functions to
regulate the mean battery potential of the 20 lead-acid batteries used in the
dc-dc converter circuit.
The transfer function Fp(s) shown in Fig. 6.24 denotes the plant portion
of the dc-dc converter in order to obtain a relationship between the dc bus
current and the state of charge of the batteries. The battery voltage feedback
circuit has a transfer function J(s) and the transfer function Fc(s) denotes the
compensation circuit used for the outer voltage control loop.
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Vbat
∗ Σ
+
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Vfbv
Fc(s)
Vseti
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Vfbi
Gc(s) Kc P (s) Km Gp(s)
Idc
Fp(s) Vbat(s)
H(s)
J(s)
V Vcs
Figure 6.24: Voltage and current control loop block diagram.
Either the converter's batteries, the load connected between the dc bus rails,
or both, are responsible for sinking the current ﬂowing into the dc bus from
the inverter. Since the load is not permanently connected, current will ﬂow
into the batteries, thus charging them. The batteries have a maximum ﬂoating
use potential of 13.6 V to 13.8 V per battery which should not be exceeded.
For the safety of the batteries the voltage control loop will strive to keep the
batteries charged to a maximum mean potential of 13.6 V per battery, thus
272 V in total.
With reference to Fig. 6.12 and Fig. 6.24 the plant portion of the converter
circuit is derived next. The 40 Ah batteries will take hours to fully charge
and thus simulating their true response with respect to the current they sink
requires an extremely long simulation. For time domain analysis the battery
was approximated as a constant voltage source in series with a resistor and
hence the total battery voltage vbat is given by
vbat = VB + iLRin, (6.52)
where VB is the nominal battery voltage, iL is the mean battery and inductor
current, as deﬁned in Fig. 6.1, and Rin is the internal battery resistance. The
nominal voltage VB will be adjusted in the time domain simulation over a
period of a few seconds to ensure the voltage control loop responds correctly
to a change in battery voltage.
For frequency domain analysis the battery was modelled as a large capacitor
in series with a resistor. From ﬁrst principles it is known that electrical charge
is equal to voltage multiplied by capacitance (Q = CV ) and one ampere-hour
equals 3600 coulombs of charge. The value of the capacitor Cb representing
the battery is thus approximated by
CB =
Q
VB
≈ 3600× 40
12× 20 = 600 F. (6.53)
The internal resistance of the twenty batteries Rin is approximated as 5 times
the resistance of the batteries when fully charged, thus 0.95 Ω.
The mean dc bus current Idc is related to the mean battery and inductor
current IL by
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D1 =
Idc
IL
= 0.6857, (6.54)
as given in (3.3) and repeated here for convenience. The transfer function for
the battery voltage with respect to the dc bus current is given by
Fp(s) =
Vbat
Idc
=
1
D1
(
1
sCB
+Rin
)
=
1 + sCBRin
sD1CB
. (6.55)
The battery voltage is measured by means of a fully diﬀerential ampliﬁer as
shown in Fig. 6.25 to provide the feedback voltage vfbv. Two capacitors were
added to the diﬀerential ampliﬁer to form a low-pass ﬁlter that is used to
reduce the noise on the measured signal.
R1R2 C1
−
+
R1−vbat
R2
C1
vfbv
+vbat
Figure 6.25: Battery voltage feedback circuit.
At a battery reference voltage Vbat
∗ of 5 V the measured battery voltage should
rise gradually to 272 V. The ampliﬁer thus acts as an attenuator with a gain
factor of 5
272
. The values chosen for R1 and R2 are 446 kΩ and 8.2 kΩ re-
spectively. The capacitor C1 is chosen as a 100 nF ceramic capacitor. The low
pass ﬁlter's corner frequency is calculated using (6.47) as 194 Hz.
The transfer function for a low pass ﬁlter was already derived in (6.46).
With reference to Fig. 6.24, the transfer function of the voltage feedback circuit
is denoted J(s) and thus J(s) is given by
J(s) =
R2
R1
(
1
1 + sC1R2
)
. (6.56)
The voltage control loop compensation ampliﬁer is denoted Fc(s). The block
diagram shown in Fig. 6.24 can be reduced to the block diagram shown in
Fig. 6.26 where the inner current control loop is replaced by the closed-loop
transfer function Gcl(s) derived in (6.50).
With reference to Fig. 6.26, the open-loop transfer function of the voltage
control loop Fol(s) is
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Vbat
∗ Σ
+
−
Vfbv
Fc(s) Idccl(s) Fp(s) Vbat
J(s)
V
Figure 6.26: Reduced voltage and current control loop block diagram.
Fol(s) =
V(s)
Vfbv(s)
= Fc(s)Gcl(s)Fp(s)J(s), (6.57)
and the closed-loop transfer function Fcl(s) is
Fcl(s) =
Fc(s)Gcl(s)Fp(s)
1 + Fc(s)Gcl(s)Fp(s)J(s)
. (6.58)
The bode plot of the open-loop response Fcl(s) without the transfer function
of the compensation ampliﬁer present is shown in Fig. 6.27. The frequency
response shows a unity crossover frequency of approximately 10−5 Hz which
is very low. The desired speed response of the voltage control loop is in fact
very slow since the battery voltage will change over a period of minutes to
hours. A slight gain can however be added to speed up the voltage control
loop frequency response to approximately 0.01 Hz.
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Figure 6.27: Bode plot of the open-loop frequency response of the voltage
control loop without compensation.
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The ability of the batteries to store charge allows it to act as a large capacitor
which already provides an integrator as shown in Fig. 6.27, thus the voltage
control loop has theoretical inﬁnite gain at dc. A low-pass ﬁlter with gain
and a very low corner frequency is selected as the compensator to ensure the
current set-point Vseti is never changed abruptly. The circuit looks identical to
Fig. 6.25 with R1, R2 and C1 equal to 22 kΩ , 470 kΩ and 100 µF, respectively.
The open- and closed-loop response of the voltage control loop are shown in
Fig. 6.28.
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Figure 6.28: Bode plot of the open- and closed-loop frequency response of the
voltage control loop.
From Fig. 6.28 the gain and phase margins are given by 75.7 dB and 140° re-
spectively. The unity crossover frequency increased to 0.0025 Hz. The closed-
loop response has a dc gain of 34.71 dB corresponding to a loop sensitivity
of 54.33 V of battery voltage per volt of excitation applied to the voltage set-
point Vsetv. At a maximum set-point voltage of 5 V the corresponding battery
voltage will rise to 272 V, as designed for. It should be noted, however, that
regardless of the battery voltage measured by the circuit of Fig. 6.25, the bat-
tery charging current will never exceed a mean value of 10 A due to the action
of the dc-dc converter.
The frequency domain analysis thus indicates that both the current and
voltage control loops are stable. The complete circuit schematic for the inverter
control board is given in Appendix A.2.2.
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6.3 Summary
The detailed operation of the bidirectional inverter circuit and asynchronous
generator were presented in this chapter. The switching and conduction losses
for the chosen IGBT module were calculated numerically. The design and im-
plementation of the inverter circuit's safety features were presented, amongst
which are over-temperature, overcurrent and overvoltage protection. A de-
tailed design of the inverter control circuit was also presented where two con-
trol loops, an inner and outer control loop, were used to regulate the dc bus
current and battery voltage, respectively. Frequency domain analysis showed
both control loops to be stable. The time domain equations describing the
inverter operation were derived and the simulations are presented in the next
chapter, along with the measured results from the manufactured prototype
circuit.
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Inverter Simulation and System
Integration Test Results
This chapter contains the simulated and measured test results of the integrated
dc-dc converter and inverter circuit. The inverter circuit, designed in the pre-
vious chapter, is modelled and simulated in the time domain along with the
generator detailed in Chapter 5. The simulated circuit is compared to the man-
ufactured prototype circuit and the results are discussed. The implemented
inverter safety features were tested and observations are presented.
The test set-up for the integration of the inverter and converter circuits
is also described in this chapter. The measured battery voltage is compared
to the measured dc bus current to validate the system integration and to
demonstrate the practical operation of the completed circuit.
All time domain simulations were implemented in MATLAB where the
relevant diﬀerential equations were once again solved using the iterative Euler
method.
7.1 System Integration
The operation of the dc-dc converter prototype circuit (with and without a
load connected to the dc bus) was already presented and discussed in Chapter
4. The inverter circuit was designed to operate from the regulated positive
and negative dc bus rails provided by the dc-dc converter. The inverter con-
trol circuitry modulates the voltages applied to the asynchronous generator
stator terminals and in return the generator supplies current to the dc bus
through the inverter circuit at a constant negative slip of -5.47 %. The dc-dc
converter's batteries are responsible for sinking the dc bus current ﬂowing into
the converter's dc bus terminals.
118
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7.1.1 Test Set-Up
The test set-up for the complete system is shown in Fig. 7.1. The prototype
inverter circuit is located on the left-hand side of the table shown in Fig. 7.1,
while the prototype dc-dc converter circuit is placed on the right-hand side of
the table. The 60 Ω , 2.1 kW load is placed between the two prototype circuits.
Figure 7.1: Test set-up for generator and battery interface circuit.
The inverter circuit is constructed in a similar manner to the dc-dc converter
circuit. The control board is mounted on top of the power board connected to
the heat sink. A small 12 V fan is also mounted to the side of the heat sink
and control board. The detailed inverter PCBs are given in Appendix B.2.
Both the inverter control and power boards are powered from a 12 V bench
power supply through a DKE10A-15 converter.
The two induction machines (one to drive the other) are mounted on top
of the trolley as shown in Fig. 7.1. The VSD controlling the induction motor
operation is located to the right of the two machines.
The measurements for the system operation were obtained using an Agi-
lent Technologies oscilloscope, LEM current probe, multimeter and Avometer,
depending on the type of measurement required.
7.1.2 Start-Up Procedure
The inverter control circuit is switched on ﬁrst (before the dc-dc converter
circuit). The dsPIC ensures the inverter circuit will remain idle (not switching)
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until it receives at least two magnetic pick-up interrupts to prevent the inverter
from loading the dc-bus before it is fully charged.
Next, the dc-dc converter is switched on and the dc bus is charged to
355 V as presented in Chapter 4. The VSD system driving the induction
machine used to simulated airﬂow through a turbine is switched on last. The
generator shaft starts to turn, generating magnetic pick-up interrupts at one
of the input channels of the dsPIC. The inverter control circuitry responds by
generating PWM signals to turn on the IGBTs of the inverter, thus powering
the generator.
7.2 PWM Generation and Gate Signals
The generation of the six PWM signals to drive each of the IGBTs were de-
scribed and simulated in the previous chapter. The measured PWM generation
results are presented in this section as well as the measured IGBT gate signals.
7.2.1 Reference Waveforms
The modulator reference waveforms are generated by the dsPIC DSP and the
sinusoidal output waveforms are provided by a DAC, connected to the dsPIC
as detailed in Section 6.2.2. As soon as the inverter control circuit is switched
on, the battery voltage is measured and the dc bus current set-point is adjusted
as a function of the battery voltage.
The nominal battery voltage is 12 V and when fully charged it can reach a
nominal value of 12.6 V, hence the initial measured battery voltage will always
remain below 260 V (13 V per battery). The control circuit will produce a
maximum current set-point (5 V), thus demanding 5.7 A of dc bus current, if
the measured voltage is below 260 V due to the gain provided by the voltage
control loop's compensation ampliﬁer.
Once the magnetic pick-up senses the generator shaft frequency has ex-
ceeded 7 Hz, the orange warning LED switches oﬀ and the amplitudes of the
sinusoidal modulator reference waveforms slowly increase as shown in Fig. 7.2.
The maximum amplitude of a waveform is dependent on the speed of the
generator shaft and the magnitude of the control signal vcs, generated by the
current control loop's compensation ampliﬁer.
At a shaft frequency of 25 Hz and a maximum vcs control signal magnitude
of 5 V, the maximum allowed amplitude Vc of the sinusoids are calculated
using (6.39) as 1.92 V (3.84 V peak-to-peak), due to the scaling factor Kc
deﬁned in Section 6.2.2. Recall, by scaling the amplitudes of the modulator
reference waveforms with respect to the generator shaft speed, the amplitudes
of the fundamental stator voltages are also scaled and thus the generator is
operated below or at rated ﬂux. Saturation currents within the generator are
thus avoided. The measured modulator sinusoids are shown in Fig. 7.3.
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Figure 7.2: Measured modulator reference waveforms at an increasing genera-
tor shaft speed.
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Figure 7.3: Measured modulator reference waveforms at a shaft frequency of
25 Hz.
The measured peak-to-peak voltages of the three waveforms shown in Fig. 7.3
are 3.83 V, 3.78 V and 3.80 V, respectively, closely matching the designed
voltage of 3.84 V. The amplitudes of the three sinusoids are close to, but not
identical to each other. This indicates a small margin of error introduced by
the op-amp and resistor circuit that is used to remove the dc oﬀset and add a
gain of 2 to each of the DAC outputs. The gain of each sinusoid is thus slightly
greater or lower than two, resulting in the small voltage error. The resulting
phase currents will thus also vary ever so slightly in error. The small error in
current and voltage will not stop the generator from operating as required.
The measured frequency of each of the waveforms shown in Fig. 7.3 is
23.7 Hz corresponding to a slip of -5.47 %, thus matching the designed slip of
-5.47 %.
Similarly at a shaft frequency of 50 Hz, the maximum allowed sinusoidal
voltage is 7.69 V peak-to-peak. The measured sinusoidal modulator reference
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waveforms at a shaft frequency of 50 Hz are shown in Fig. 7.4. The peak-to-
peak voltages are measured as 7.65 V, 7.58 V and 7.6 V, respectively. The
voltages are close to the designed maximum voltage of 7.69 V. The reference
waveform frequencies are measured as 47.4 Hz corresponding to the designed
slip of -5.47 %.
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Figure 7.4: Measured modulator reference waveforms at a shaft frequency of
50 Hz.
The dsPIC and DAC are seen to function as designed and deliver the correct
modulator reference voltage waveforms at various measured generator shaft
speeds. From Fig. 7.3 and Fig. 7.4 it can be seen that the digitally generated
sinusoids look very much like analog signals, indicating the resolution chosen
for the digital sinusoids is adequate.
Lastly, when the generator shaft frequency exceeds the maximum frequency
of 75 Hz, the orange warning LED switches on and the reference waveforms
gradually reduce until reaching peak-to-peak values of zero.
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Figure 7.5: Measured modulator reference waveforms after the operating shaft
speed range was exceeded.
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Similarly when the shaft frequency was slightly reduced to a value below 75 Hz,
the reference waveforms were seen to gradually return to an amplitude of 5 V
as shown in Fig. 7.5. The warning LED switched oﬀ and normal switching
operation continued.
7.2.2 Triangular Carrier Waveform
The triangular carrier waveform used for comparison with the sinusoidal refer-
ence waveforms, was designed to have a frequency of 20 kHz and a peak-to-peak
voltage of 12 V. The measured carrier waveform is shown in Fig. 7.6.
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Figure 7.6: Measured triangular carrier waveform.
The measured frequency is 20 kHz and the peak-to-peak voltage is 11.9 V. The
amplitude of the triangular wave is thus 5.95 V. The measured result compares
extremely well to the designed carrier waveform detailed in Section 6.1.
7.2.3 Switching Signals
The measured PWM switching signals generated by the inverter control cir-
cuitry for the IGBTs in one half-bridge are shown in Fig. 7.7.
The switching signal of S1 is complementary to S2, as designed. At the
instance of the measurement the duty cycle for S1 was 68.4 % and 26.6 % for
S2. The implementation of the dead-time can clearly be seen in Fig. 7.7 due
to the small time period during which both switches are oﬀ. The dead-time
was set to 1.2 µs and was chosen as such to avoid any IGBT shoot-through
currents.
Similar PWM signals were generated for the other two half-bridges contain-
ing switches S3 through S6. The duty cycles vary sinusoidally and in phase
with the modulator reference voltage waveforms, as expected.
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Figure 7.7: Measured PWM switching signals for one inverter half-bridge.
At a maximum reference waveform amplitude of 5 V and a 5.95 V ramp wave
amplitude, the maximum modulation index is 0.84. From (6.8) the maximum
duty cycle is thus limited to 92 %.
7.2.4 IGBT Gate Signal
The push-pull oscillator circuit used to power the gate driver IC that communi-
cates the switching signal to the gate of the IGBT, was determined to oscillate
at a frequency of 309 kHz. The optocoupler supply voltage was measured as
16.4 V, close to the designed voltage of 16.5 V.
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Figure 7.8: Measured controller and gate PWM switching signals.
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At a generator shaft frequency below 7 Hz or above 75 Hz, the duty cycle
of all the switches change to a constant value of approximately 50 %, since
the reference waveforms have reduced to a constant zero volt signal. The
measured PWM switching signal for S1, as well as the signal at the gate of
the corresponding IGBT, are shown in Fig. 7.8 at a generator shaft frequency
below 7 Hz.
The measured duty cycles for both the PWM control signal and the gate
signal were 47.6 %. Due to the dead-time the duty cycles are slightly lower
than the ideal 50 %. The signal at the gate of the IGBT has a maximum
voltage of 16.3 V corresponding to the gate driver IC supply voltage of 16.4 V.
7.3 Current Simulation and Test Results
The PWM gate drive signals produce PWM voltages at the three pole points of
the inverter. These voltages are also applied to the generator stator terminals
with their fundamental component at a lower frequency than the measured
shaft frequency. Due to the constant -5.47 % slip operation, current is induced
in the rotor of the generator and current will ﬂow out of the generator into the
dc bus.
The outer voltage control loop will demand a current of no greater than
5.7 A when a 2 kW load is connected between the dc bus rails, thus no power
ﬂows into the batteries to allow them to charge. As soon as the load is removed
or its resistance increases, current ﬂows into the batteries and the battery
voltage rises to above 260 V. In return less current is demanded by the voltage
control loop and the battery voltage progressively settle. The batteries are
further charged slowly and the mean dc bus current gradually decreases, under
the control of the two control loops.
The phase currents and dc bus current were simulated in MATLAB at the
maximum allowed mean dc bus current as well as at a lower dc bus current,
such as while the batteries are charging. The results are presented in this
section and the time domain analysis showing the stability of the system is also
discussed. The corresponding measurements of these currents are presented
and compared with the simulated results.
Without a 2 kW load connected between the dc bus rails, the dc bus current
is shown to ﬂow into the converter to charge the batteries.
7.3.1 Inverter Phase Currents
Initially no load is connected between the dc bus rails. The battery voltage
begins to rise as soon as the bus current rises, since the batteries are being
charged. The inverter phase current measurements were taken once the battery
voltage started to settle at a voltage of 266.1 V and a mean dc bus current
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 7. INVERTER SIMULATION AND SYSTEM INTEGRATION
TEST RESULTS 126
of 3.3 A. For comparison purposes the simulation was repeated under these
conditions.
The simulated phase currents are shown in Fig. 7.9 at a set-point voltage
corresponding to a mean dc bus current of 3.3 A and a generator shaft fre-
quency of 50 Hz. The corresponding measured phase currents are shown in
Fig. 7.10.
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Figure 7.9: Simulated inverter phase currents at a 3.3 A dc bus current set-
point.
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Figure 7.10: Measured inverter phase currents at a measured dc bus current
of 3.3 A.
The simulated phase currents each have an rms value of 7.5 A and a frequency
of 47.4 Hz. The rms values of the three measured phase currents are 8.99 A,
8.89 A and 8.95 A, respectively. As indicated by the measured modulator
reference waveforms, the phase currents will also vary slightly in magnitude.
The frequency of the measured phase currents are 47.5 Hz each. From Fig. 7.10
it can be seen that the measured phase currents are not pure sinusoids. This
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is due to the fact that the inductance of the generator is, in reality, a function
of the currents passed through the generator windings due to the non-linear
magnetic permeability of the rotor and stator core material. As a general
rule the permeability of the ferromagnetic core material is seen to decline as
the generator line currents increase. We thus observe the distorted sinusoidal
phase currents in response to the application of sinusoidal fundamental phase
voltages to the generator stator terminals.
Both the simulated and measured phase currents indicate a constant gener-
ator slip of approximately -5.47 %, as designed for. The rms value of the simu-
lated and measured phase currents does however diﬀer by approximately 1.5 A,
indicating the equivalent generator impedance is lower than the impedance ap-
proximated by the equivalent induction machine model derived in Chapter 5.
A margin of error was expected since the parameters of induction machines
change with a change in temperature and operating frequency (slip) [42], [43].
The simulated and measured phase current ripple are shown in Fig. 7.11
and Fig. 7.12, respectively. The simulated current ripple has a peak-to-peak
value of 0.22 A. The measured current ripple has a peak-to-peak value of
0.356 A. The measured current ripple is larger than the simulated current
ripple conﬁrming the statement that the true machine inductance is lower
than the values calculated in Chapter 5 from the approximate machine model.
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Figure 7.11: Simulated inverter phase current ripple.
The frequency of both the simulated and measured current ripple is 20 kHz
corresponding to the 20 kHz switching frequency of the IGBTs. The measured
ripple current is shown to have a signiﬁcant amount of high-frequency noise
superimposed on the signal. This noise is not real and is simply due to the
noise picked up by the LEM current probe while taking the measurement.
The two induction machines, VSD, dc-dc converter and inverter all operating
at diﬀerent frequencies and thus a signiﬁcant amount of noise is produced,
which is easily picked up by measuring equipment. One of the most signiﬁcant
sources of radiated noise was determined to be the commercial VSD used to
control the motor coupled to the shaft of the generator.
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Figure 7.12: Measured inverter phase current ripple.
The simulated modulator reference waveform for switches S1 and S2 is shown
in Fig. 7.13, along with the corresponding phase current iu at a mean dc
bus current of 3.3 A. The modulator reference voltages are in phase with the
fundamental component of the inverter phase voltages, if the modulator circuit
is considered ideal. The modulator reference waveforms can thus be used to
determine the phase angle between the phase currents and voltages. As seen
from Fig. 7.13 the current is leading the modulator reference voltage and the
phase angle was determined from the simulation as 35.82°.
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
·10−2
−4
−2
0
2
4
Time (s)
v r
u
(V
)
−12
−6
0
6
12
i u
(A
)
Figure 7.13: Simulated modulator reference voltage and phase current for one
inverter half-bridge.
The measured phase current iu and the modulator reference waveform for
switches S1 and S2 are shown in Fig. 7.14. Since the inverter phase volt-
age waveforms are modulated, their fundamental waveforms are not easily
measured. Although the modulator circuit itself is not ideal, the phase shift
between the fundamental phase voltages and currents are approximately equal
to the phase shift between the measured modulator reference waveforms and
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Figure 7.14: Measured modulator reference voltage and phase current for one
inverter half-bridge.
the phase current waveforms. From Fig. 7.14 the current is shown to lead the
modulator voltage by 35.88°.
The amplitude of the modulator reference waveform is seen to diﬀer for the
simulated and measured case shown in Fig. 7.13 and Fig. 7.14, respectively.
This is because the dc bus current is regulated to 3.3 A and, as already shown,
the measured phase currents are larger than the simulated phase currents.
Thus, a lower modulator reference voltage is required to produce 3.3 A of
current ﬂowing in the dc bus for the measured case.
Once the 2.1 kW load is connected, the battery voltage reduces to below
260 V since the batteries as well as the generator is used to supply power to
the load. The set-point generated by the voltage control loop increases to 5 V
(5.7 A). At a shaft frequency of 34 Hz the corresponding measured modulator
voltage and phase current are shown in Fig. 7.15.
From Fig. 7.15 the modulator reference voltage is shown to peak at 2.5 V
and the measured frequency is 32.1 Hz. The maximum allowed reference volt-
age is 2.6 V at a shaft frequency of 34 Hz. The corresponding phase current has
an rms value of 11.99 A. The power angle is measured as 36.9°. The phase shift
is thus seen to remain constant with a change in frequency when compared to
the power angle of 35.88° at a shaft frequency of 50 Hz.
The amplitudes of the phase currents will remain reasonable constant over
a wide generator shaft speed range since both the fundamental stator volt-
ages and generator impedance change with speed. From measurements it was
seen that at low shaft speeds (below approximately 20 Hz) this voltage and
impedance relationship does not remain constant and the amplitude of the
phase currents will change signiﬁcantly as a function of the shaft speed.
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Figure 7.15: Measured modulator reference voltage and phase current at a
shaft frequency of 34 Hz.
7.3.2 Bus Current
The time domain analysis of the dc bus current during start-up is shown in
Fig. 7.16 for a maximum current loop set-point of 5 V. The simulation was
conducted at a shaft frequency of 50 Hz. The amplitudes of the modulator
reference waveforms were gradually increased as discussed in Section 7.2.1. The
dc bus current is shown to increase with an increase in the applied inverter
phase voltages, as expected. After 2.42 s, the dc bus current is shown to reach
the desired mean dc bus current value of 5.7 A. A small current overshoot of
0.4 A follows with the dc bus current thus peaking at 6.1 A. After a total of
2.6 s the dc bus current is shown to have settled to the desired value of 5.7 A.
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Figure 7.16: Simulated dc bus current during generator start-up.
The time domain analysis shows the dc bus current will settle at the desired
current set-point without a large current overshoot (less than 7.1 %). The
system is seen to be stable and able to supply the current required by the
outer control loop.
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The VSD controlling the motor (used to turn the generator shaft) was set to
accelerate the frequency of the stator voltages applied to the motor over a
period of 10 s to avoid saturation currents in the motor. The slow acceleration
of the generator shaft combined with the gradual increase of the amplitudes of
the modulator reference waveforms cause the measured dc bus current to ramp
up slowly and with a maximum current overshoot of approximately 0.1 A to
peak at 5.8 A. The motor is decelerated in a similar manner using the VSD.
In practice the dc bus current set-point will never experience a step response
after start-up, since the outer voltage control loop is set to react very slowly
(due to the batteries charging slowly) and hence the set-point generated by
voltage control loop will change gradually, allowing the dc bus current to follow.
This response is detailed in the next section.
The measured dc bus current under steady state conditions is shown in
Fig. 7.17 at a maximum set-point of 5 V, corresponding to 5.7 A, and a gen-
erator shaft frequency of 50 Hz. The mean value is measured as 5.66 A which
closely match the desired value of 5.7 A. The error is due to a small inaccu-
racy in the current sensing circuit. With a regulated 355 V dc bus, the power
requirement of 2 kW is still met. The inverter and generator circuit is thus
able to supply 2 kW of power to the dc bus.
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Figure 7.17: Measured dc bus current at the maximum set-point current.
The dc bus current is shown to have a fundamental frequency of 20 kHz with a
40 kHz component also present. The inverter is switching at 20 kHz while the
dc-dc converter is switching at 40 kHz accounting for the additional frequency
component. The ripple in the dc bus current is seen to have a peak-to-peak
value of 2.75 A. An increase or decrease in the amplitudes of the three in-
verter phase currents will result in a corresponding increase or decrease in the
peak-to-peak dc bus current ripple.
Due to the diﬃculty in measuring the fundamental component of the in-
verter phase voltages, the inverter eﬃciency was not determined. A power
analyser of some sort is required to accurately measure the eﬃciency of such
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a circuit. The lab facilities available for this project did unfortunately not
contain any power analysers.
The dc bus current was also measured whilst charging the batteries. The
measurement was taken along with the already presented phase current mea-
surements at a mean dc bus current of 3.3 A as shown in Fig 7.18. The ripple
current has a peak-to-peak magnitude of 1.94 A, which is lower than that of
the previous dc bus current measurement, as expected.
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Figure 7.18: Measured dc bus current whilst charging the batteries.
The dc bus current control loop is shown to be stable and able to regulate the
current ﬂowing into the dc bus eﬀectively. The power transfer requirement of
2 kW is also shown to be met by the prototype circuit.
7.3.3 Battery Current
The measured current ﬂowing into the batteries at a mean dc bus current of
approximately 3.3 A is shown in Fig. 7.19. The battery current is shown to
have a mean value of 4.8 A and a peak-to-peak current ripple of 2.04 A at a
frequency of 40 kHz.
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Figure 7.19: Measured battery current whilst charging the batteries.
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The inductor current ripple is seen to be lower than the designed value of
2.25 A even if the inductor is experiencing greater magnetisation which would
increase the current ripple. This is simply due to the battery voltage that
increased to 266.1 V from the nominal value of 240 V (12 V per battery). The
voltage across the inductor is thus less than before when switches Q1 and Q4
are closed, resulting in a smaller current ripple. The duty cycle of switches
Q1 and Q4 are also seen to have changed slightly to 70 % as opposed to the
previous value of 68.57 %.
The dc-dc converter is thus shown to be bidirectional since it can accom-
modate current ﬂow to as well as from the dc bus. The results showing power
ﬂow from the batteries to the dc bus were already presented in Chapter 4.
7.4 Bus Current and Battery Voltage
Relationship
The results of the outer voltage control loop used to regulate the battery
voltage are presented in this section. As the battery voltage increases, the dc
bus current should decrease until such point where the current supplied by
the generator is just enough to keep the batteries at their ﬂoating use voltage
of 272 V to 276 V. Both the simulated and measured response of the dc bus
current with respect to the state of charge of the batteries are presented and
described.
7.4.1 Simulated Response
The time domain simulation only deals with the electrical properties of the
batteries, thus the batteries were modelled as a constant voltage source with an
internal resistance, as detailed in Chapter 6. In order to observe the change in
dc bus current as a function of the battery voltage in the simulation, the battery
voltage (modelled as the constant voltage source) was increased linearly over
a time period of 7 s.
To provide a better approximation of the battery's response to sinking
current, the battery voltage was simulated to increase from 240 V (nominally
12 V per battery) to 265 V over a period of 3 s and then increase slowly to
272 V over the next 4 s. The results are shown in Fig. 7.20.
Initially the set-point current corresponds to 5.7 A as indicated in Fig. 7.20.
The dc bus current is ramped up as explained in Section 7.3.2. At the same
time the battery voltage is seen to rise gradually. After 3 s the battery voltage
exceeds 260 V and the current set-point is shown to decline. The simulated dc
bus current is seen to respond to the change in the current set-point. When
the battery voltage reaches 265 V the batteries start charging at a lower rate.
The current set-point is seen to also decline at this lower rate, with the dc bus
current following its response. Once the battery voltage reaches the desired
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Figure 7.20: Simulated mean dc bus current and battery voltage.
value of 272 V, the current set-point reaches zero, thus demanding zero current.
The dc bus current is also seen to reduce to the desired value of zero.
The time domain simulation predicts that both the voltage and current
control loops of the inverter are stable.
7.4.2 Measured Response
Due to the time duration required for the batteries to charge, the measurement
could not be obtained as a single measurement using an oscilloscope. The mean
battery voltage was measured at regular intervals with a multimeter and the
mean dc bus current was measured with an Avometer as well as as with a LEM
current probe, to conﬁrm the measurement. As soon as the generator started
to deliver power to the dc bus (a load was not connected between the dc bus
rails), the battery voltage was seen to increase rapidly to above 260 V. The
results were taken from a battery voltage of 260 V and are shown in Fig. 7.21.
The measurements were taken with the batteries drained beforehand to a value
of approximately 11.92 V per battery.
The results given in Fig. 7.21 show the mean dc bus current does in fact
decrease as the mean voltage of the batteries increases, as desired. Initially
the dc bus current is seen to peak at 5.8 A while the dc bus voltage increases
rapidly. The gain used in the voltage compensation ampliﬁer is suﬃcient to
demand 5.7 A of current up to a measured battery voltage of 260 V. Thereafter
the demanded current is decreased as shown in Fig. 7.21.
The current is seen to drop at approximately the designed rate until the
battery voltage reaches 265 V. Thereafter the battery voltage starts to settle
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Figure 7.21: Measured mean dc bus current vs battery voltage.
and requires more current than predicted to continue charging the batteries.
From Fig. 7.21 the voltage is seen to never reach exactly 272 V, it remains
somewhere between 271 V and 272 V. Similarly the dc bus current is seen to
reach a minimum value of approximately 2.1 A. The battery voltage and dc
bus current thus reach equilibrium at these values. The equilibrium values can
change with a change in temperature, since the storage capacity of batteries
are temperature dependent.
The simulation predicted that the dc bus current will drop to zero at a
battery voltage of 272 V. In practice the battery voltage will never actually
reach 272 V but will remain very close to 272 V as long as the necessary current
is supplied to keep it there, thus trickle charging the batteries. The internal
resistance of the batteries as well as the eﬃciency of the converter causes the
dc bus current to remain above zero in order to keep the batteries at their
optimal ﬂoating use voltage of 272 V.
The last few measurements were taken approximately 30 minutes from each
other. In total the batteries where charged for approximately 8 hours to reach
a voltage of 271.5 V. If the batteries are charged even longer, the internal
battery resistance will decrease even further and the required dc bus current
will decrease slightly.
Overall the inverter control circuit is shown to be stable and provides the
desired controller responses. The dc-dc converter prototype circuit was suc-
cessfully integrated with the inverter prototype circuit. The mean dc bus
current provided by the generator is successfully controlled as a function of
the measured battery voltage, with the batteries connected to the dc-dc con-
verter. The overall system is also shown to be stable under various operating
conditions (with or without a load connected).
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7.5 Safety Features Testing
The safety features detailed in Chapter 6 were implemented in the inverter
prototype circuit. The soft turn-on and turn-oﬀ feature of the amplitudes of
the modulator reference waveforms when the generator shaft speed exceeds the
operating speed range (above 75 Hz or below 7 Hz), were already presented
and discussed in Section 7.2.1. The correct LED also turned on to visually
indicate why the generator cannot supply current to the dc bus.
A green LED was also mounted on the PCB containing the dsPIC. The
LED was programmed to turn on and oﬀ at 0.5 s intervals. If the LED stops
ﬂashing it indicates the dsPIC is either not receiving power or has fallen into
a continuous loop where the low priority interrupt to turn the LED on and oﬀ
can never be reached. This provides a visual method to indicate if the control
circuit is switched on and to see if the dsPIC itself is experiencing any major
problems. The other safety features were also tested and is discussed in this
section.
7.5.1 Over-Temperature Protection
The over-temperature detection was tested using an external input to simulate
the temperature output from the thermistor circuit. At a voltage of 3.35 V
(the designed threshold voltage) the over-temperature sensor tripped and the
red LED was switched on by the dsPIC. At the same time all switching action
was terminated as desired. The mean dc bus current was seen to drop and
after a few seconds it reached zero. The switching action only resumed after
the dsPIC was reset. Similarly the red LED only turned oﬀ once the dsPIC
circuit was restarted.
7.5.2 Overcurrent Protection
The overcurrent protection is supplied by the gate driver IC (ACPL-332J)
which detects the Vce voltage of the IGBTs. The larger the currents through
the collector of the IGBT, the higher the measured Vce voltage. The IGBT
module was tested before using it in the fully functional inverter circuit to see
that the fault output from the gate driver IC tripped when large currents were
ﬂowing through the IGBT collector. The fault output was observed to change
state thus indicating it functioned correctly.
Initially the dead-time for the IGBT switches was set to 800 ns. The
inverter circuit was able to function as desired but after a while, when the
IGBT module started to heat up, shoot-through currents were detected due
to the increased turn-on and turn-oﬀ times of the switches. The overcurrent
protection provided by the gate driver IC sent a fault signal to the dsPIC while
activating the soft switch turn-oﬀ feature built into the chip. The orange
LED was turned on by the dsPIC. Similarly as with the over-temperature
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fault condition, the switching action was terminated. The control circuit was
restarted to allow the switching action of the IGBTs to resume and to allow
the LED to turn oﬀ. The dead-time was subsequently increased to 1.2 µs.
7.5.3 Overvoltage Protection
The overvoltage protection was tested using an external input to simulate
the dc bus voltage feedback. As soon as the simulated scaled dc bus voltage
exceeded 5 V, the output of the comparator was shown to change state, thus
the overvoltage protection circuitry was triggered. The IGBT switching action
was once again terminated as with the other protection features. The reverse
biased diodes connected across the collector and emitter of each IGBT still
provide a path for the generator current to ﬂow, but as soon as the switching
action of the IGBTs are terminated the voltage applied to the generator stator
terminals are also terminated. With no voltage applied to the generator stator
terminals the induced current immediately reduces and after a few seconds
(less than 5 s) the mean dc bus current reaches zero.
The dc bus voltage will thus not rise to a high enough voltage to damage
any of the components used in the inverter and converter prototype circuits.
All of the high voltage components are rated to operate continuously at a
voltage of at least 400 V. The IGBT switching action is resumed after the
dsPIC is restarted.
7.6 Summary
The performance of both the inverter and dc-dc converter prototype circuits
were presented in this chapter with the main focus on the integration between
the two circuits. The test set-up and start-up procedure to test the complete
system was described in detail. The generation of the gate-drive signals used to
control the switching action of the IGBTs was presented using measurements.
The inverter phase currents and dc bus current were presented in order to
demonstrate the correct operation of the designed inverter current loop when
compared to the simulated response. The measured battery current used to
charge the batteries was given indicating that the dc-dc converter is in fact
bidirectional. The test results showing the relationship between the mean dc
bus current and measured battery voltage were presented and the integration
of the dc-dc converter and inverter circuits were proven to be successful. The
inverter protection circuitry was shown to function properly and provide the
necessary protection for which it was designed.
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Conclusions
A summary of the work presented in this thesis along with the results are given
in this chapter. Recommendations with regard to the research conducted are
discussed and possible future work is considered.
8.1 Thesis Conculsions
A circuit that demonstrates the interface between an asynchronous generator,
a battery of electrochemical cells, and an electrical load was proposed. This
thesis presented the successful design and implementation of such a circuit.
The circuit was designed such that the battery connects to a dc bus through
a bidirectional dc-dc converter, and the asynchronous generator connects to
the same dc bus through a bidirectional inverter. A positive and a negative dc
bus rail were used and the load was connected between the two bus rails.
The bidirectional dc-dc converter circuit was successfully designed to reg-
ulate the dc bus to 355 V rail-to-rail (within the design speciﬁcation) by em-
ploying two control loops, an inner current control loop and an outer voltage
control loop. The inner current control loop was used to control the amount
of current ﬂowing into or out of the converter's batteries as a function of the
set-point generated by the outer control loop that regulates the dc bus voltage.
Both frequency and time domain analysis conﬁrmed the closed-loop stability
of the system.
The converter was practically implemented by manufacturing PCBs to con-
struct the prototype circuit. The converter circuit used a half-bridge topology
consisting of MOSFETs as switches, which were controlled using pulse-width
modulation. A two-stage soft-start circuit was successfully implemented to
avoid in-rush currents during start-up through the reversed biased diodes of
the MOSFETs.
The transfer of up to 2.1 kW of electrical power between the batteries and
dc bus was demonstrated by powering a 2.1 kW load connected between the dc
bus rails. The step response of the converter circuit was tested and excellent
138
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transient response was demonstrated. Overall the simulated and test results
compared extremely well. The converter also showed a high eﬃciency of 94 %.
The asynchronous generator, controlled by the inverter circuit, was success-
fully modelled in a computer simulation when compared to the given datasheet
information.
The detailed design of the bidirectional inverter circuit used to interface
the asynchronous generator and the dc bus was presented and implemented.
The switching action of the IGBTs used in the inverter circuit were controlled
using two control loops. The inner control loop was used to successfully control
the magnitude of the current ﬂowing into the dc bus while the outer control
loop was used to regulate the converter's battery voltage. Both frequency and
time domain analysis showed the closed-loop inverter system to be stable.
A dsPIC digital signal processor was used along with a digital-to-analog
converter to produce the required sinusoidal modulator reference waveforms
for the inverter switches. A magnetic pick-up was used to determine the speed
of the generator shaft and the result was processed inside the dsPIC. The
generator was shown to function as desired when operated at a constant slip
of -5.47 % using current as well as Volt/Hertz control. The generator was able
to supply 2 kW of electrical power to the dc bus when a load was connected
between the bus rails.
The integration of the dc-dc converter circuit and inverter circuit was suc-
cessfully implemented. The generator was shown to supply power to the dc-dc
converter circuit in order to charge the batteries to their optimal ﬂoating use
voltage of 272 V. The bidirectional capability of the dc-dc converter circuit
was thus proven.
The test results showed that as the battery voltage increased, the demanded
dc bus current decreased, indicating the inverter control loops functioned as
desired. The dc bus current reached a minimum demanded value of 2.1 A,
which was the necessary current required to keep the battery voltage at ap-
proximately 272 V, thus trickle charging the batteries.
The prototype circuits showed that the induction generator can be con-
trolled as a function of the dc-dc converter's battery voltage by making use
of the presented dc-dc converter and inverter circuits. The overall system
performance was shown to meet all the design speciﬁcations.
8.2 Recommendations and Future Work
The prototype circuit was tested using another asynchronous machine to drive
the shaft of the generator. It is recommended that a turbine driven by airﬂow
is used to drive the generator shaft in future as this is the intended application.
If the system is desired to be used as a stand-alone system, it will require
a separate battery to power all the control and gate-drive circuitry.
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Although the prototype circuit was able to charge the batteries, a battery
management system should be considered to allow the state of charge of the
various converter batteries to remain the same. Diﬀerent charging algorithms
should be investigated in order to ﬁnd the optimal battery charging solution.
As an alternative to using lead-acid batteries, the use of lithium-ion batteries
as well as supercapacitors could be investigated.
A diﬀerent IGBT module should be considered for the inverter circuit.
The chosen module has a very high junction-to-case and case-to-sink thermal
resistance. The resulting IGBT operating junction-to-ambient temperature is
very high and the inverter circuit will not be able to function in areas with an
ambient temperature above 40°C to 45°C.
The prototype circuit was designed as a concept demonstrator for a circuit
used on board an aircraft to supply power to an electrical load. The circuit
can however also be used to supply power to small loads in remote areas by
replacing the RAM air turbine with a wind turbine. This could serve as a
renewable energy solution in areas without access to the local power grid.
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Appendix A
Complete Circuit Schematics
A.1 DC-DC Converter Circuit Schematics
All of the circuit diagrams used for the implementation of the bidirectional
current-controller voltage-regulated dc-dc converter prototype circuit are given
in this section.
A.1.1 Power Stage Schematics
The schematics for the power stage of the dc-dc converter are given in this
section. It includes the half-bridge converter topologies, gate-drive circuitry
and pre-charge soft-start mechanisms. The schematic for the top-half of the
converter is shown in Fig. A.1 and the schematic for the bottom half is shown
in Fig. A.2.
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Figure A.1: Schematic for the top-half of the dc-dc converter circuit.
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Figure A.2: Schematic for the bottom-half of the dc-dc converter circuit.
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A.1.2 Control Stage Schematics
The complete control schematic for the top- and bottom-half of the dc-dc
converter circuit is given in this section in Fig.A.3.
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Figure A.3: Control schematic for the dc-dc converter circuit.
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A.2 Inverter Circuit Schematics
All of the circuit diagrams used for the implementation of the bidirectional
current-controller three-phase inverter prototype circuit are given in this sec-
tion.
A.2.1 Power Stage Schematics
The schematics for the power stage of the inverter circuit are given in this
section. It includes the three-phase inverter topology, gate-drive circuitry and
dc bus current sensor. The schematic is shown in Fig.A.4.
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Figure A.4: Schematic for the power stage of the inverter circuit.
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A.2.2 Control Stage Schematics
The complete control schematics for the three-phase inverter circuit are given
in this section. The schematic containing the dsPIC, DAC and magnetic pick-
up interface circuit is shown in Fig. A.5. The schematic for the analog part of
the control circuit is shown in Fig. A.6.
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Figure A.5: Schematic for the inverter digital control circuit.
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Figure A.6: Schematic for the inverter analog control circuit.
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Appendix B
Printed Circuit Boards
B.1 DC-DC Converter Printer Circuit Boards
The PCBs used for the dc-dc converter prototype circuit are given in this
section.
B.1.1 Power Stage PCB
The two PCBs used to generate the positive and negative dc bus are shown in
Fig. B.1 and Fig. B.2 respectively. The boards are made from 70 µm copper
tracks on both the top and bottom layers. Each PCB contains a half-bridge
converter topology, gate-drive circuitry and a pre-charge soft-start mechanism
as well as current sense resistors.
157
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Inductor
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MOSFET
Gate-drive
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MOSFET Current sense
resistors
Figure B.1: PCB for the top-half of the dc-dc converter circuit producing
+175 V.
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Figure B.2: PCB for the bottom-half of the dc-dc converter circuit producing
-175 V.
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B.1.2 Controller PCB
The two-layer PCB containing the dc-dc converter control circuit is shown in
Fig. B.3. The tracks on both the top and bottom layers are made from 35 µm
of copper. The PCB includes a DKE10-15A 10 W dc-dc regulated dual output
(+15 V and -15 V) converter to power the control circuit from one of the 12 V
batteries.
+5V
Regulator
DKE10A15
Converter
PWM
Signals
PWM
Signals
Carrier Waveform
Generation
Figure B.3: Control PCB of the dc-dc converter.
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B.2 Inverter Printer Circuit Boards
The PCBs used for the inverter prototype circuit are given in this section.
B.2.1 Power Stage PCB
The PCB used to implement the power stage of the inverter circuit is shown
in Fig. B.4. The board is made from 70 µm copper tracks on both the top
and bottom layers. The PCB contains the three-phase half-bridge inverter
topology located inside the IGBT module, gate-drive circuitry and the dc bus
current sensor. The PCB includes a DKE10-15A 10 W dc-dc regulated dual
output (+15 V and -15 V) converter to power the gate-drive circuitry from a
12 V bench supply.
IGBT module
Gate-drive
circuitry
Three generator stator
terminals
Allegro current
sensor
DC bus
terminals
Figure B.4: PCB for the power stage of the inverter circuit.
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B.2.2 Controller PCB
The two PCBs containing the control circuitry used to control the IGBTs on
the power board are shown in Fig. B.5 and Fig. B.6 and contain the digital
and analog control circuits, respectively. Both PCBs are two-layer boards and
the tracks on the top and bottom layers are made from 35 µm of copper. The
analog PCB includes a DKE10-15A 10 W dc-dc regulated dual output (+15 V
and -15 V) converter to power the control circuitry on both the analog and
digital PCBs from a 12 V bench power supply.
Magnetic pick-up
signal processing
Control board
interface
DAC dsPIC
Figure B.5: PCB for the digital inverter control circuit.
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dsPIC PCB placement
Carrier waveform
generation
PWM SignalsPWM Signals
CS <3 AC
Figure B.6: PCB for the analog inverter control circuit.
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